Moving a processing element from hot to cool spots: is this an efficient method to decrease leakage

Save energy and low power consumption for green communication become one of the most challenging design constraints in the research community for 65nm and below. As results, many power management techniques are developed throughout the design flow in order to assure low power consumption and the chip reliability. One of the most significant power related subjects that arise recently is power leakage. Leakage power forms a significant component of the total power dissipation especially for 65nm and below and due to within die variations in process, temperature and supply voltage. In this chapter, starting with the high correlation between chip temperature and leakage power consumption, associated with the possibility to move a processing element from a hot spot to a cooler one ( using Dynamic Partial Reconfiguration for example), we study this moving possibility so as to decrease leakage power consumption. The aim of this chapter is to conclude on the feasibility of this idea.

[1]  Li Shang,et al.  Dynamic power consumption in Virtex™-II FPGA family , 2002, FPGA '02.

[2]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[3]  Jacques Palicot,et al.  Area-power trade-offs for flexible filtering in green radios , 2010, Journal of Communications and Networks.

[4]  Chih-Kong Ken Yang,et al.  Minimizing the supply sensitivity of CMOS ring oscillator by jointly biasing the supply and control voltage , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[5]  Jacques Palicot,et al.  Cognitive Radio and green communications: power consumption consideration , 2010 .

[6]  Massoud Pedram,et al.  Standby and Active Leakage Current Control and Minimization in CMOS VLSI Circuits , 2005, IEICE Trans. Electron..

[7]  Jason Cong,et al.  Low-power FPGA using pre-defined dual-Vdd/dual-Vt fabrics , 2004, FPGA '04.

[8]  Michael G. Lorenz,et al.  Power Consumption Reduction Through Dynamic Reconfiguration , 2004, FPL.

[9]  Alessandro Forin,et al.  Energy reduction with run-time partial reconfiguration (abstract only) , 2010, FPGA '10.

[10]  Anantha Chandrakasan,et al.  Subthreshold leakage modeling and reduction techniques [IC CAD tools] , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..

[11]  Phillip H. Jones,et al.  Hotspot Mitigation Using Dynamic Partial Reconfiguration for Improved Performance , 2009, 2009 International Conference on Reconfigurable Computing and FPGAs.

[12]  Steven J. Emmerich,et al.  AN APPROACH TO THE DESIGN OF NATURAL AND HYBRID VENTILATION SYSTEMS FOR COOLING BUILDINGS , 2002 .

[13]  Chi Chiu Tsang,et al.  Dynamic power reduction of FPGA-based reconfigurable computers using precomputation , 2011, CARN.

[14]  Tim Tuan,et al.  Active leakage power optimization for FPGAs , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Christian Belady,et al.  GREEN GRID DATA CENTER POWER EFFICIENCY METRICS: PUE AND DCIE , 2008 .

[16]  Sherief Reda,et al.  Thermal and power characterization of field-programmable gate arrays , 2011, FPGA '11.

[17]  Hendrikus J. M. Veendrick,et al.  Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits , 1984 .

[18]  Edna Shaviv,et al.  Thermal mass and night ventilation as passive cooling design strategy , 2001 .

[19]  Jürgen Becker,et al.  Exploitation of Run-Time Partial Reconfiguration for Dynamic Power Management in Xilinx Spartan III-based Systems , 2007, ReCoSoC.

[20]  Madhusudan K. Iyengar,et al.  Effect of Data Center Layout on Rack Inlet Air Temperatures , 2005 .

[21]  John P. Hayes,et al.  On-line sensing for healthier FPGA systems , 2010, FPGA '10.

[22]  S. Areibi,et al.  Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[23]  James Kao,et al.  Subthreshold leakage modeling and reduction techniques , 2002, ICCAD 2002.

[24]  N. Janković,et al.  Silicon sensors and circuits: On-chip compatibility , 1998 .

[25]  Raouf Boutaba,et al.  Cloud computing: state-of-the-art and research challenges , 2010, Journal of Internet Services and Applications.

[26]  S. Al-Athel,et al.  Report of the World Commission on Environment and Development: "Our Common Future" , 1987 .

[27]  Ampalavanapillai Nirmalathas,et al.  Comparison of energy consumption of integrated optical-wireless access networks , 2011, 2011 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference.

[28]  U. Moon,et al.  An On-Chip Calibration Technique for Reducing Supply Voltage Sensitivity in Ring Oscillators , 2006, VLSIC 2006.

[29]  Eduardo I. Boemo,et al.  Making visible the thermal behaviour of embedded microprocessors on FPGAs: a progress report , 2004, FPGA '04.

[30]  G.M. Quenot,et al.  A temperature and voltage measurement cell for VLSI circuits , 1991, Euro ASIC '91.

[31]  Christophe Moy,et al.  New OPBHWICAP Interface for Realtime Partial Reconfiguration of FPGA , 2009, 2009 International Conference on Reconfigurable Computing and FPGAs.

[32]  Jürgen Becker,et al.  Real-Time Dynamically Run-Time Reconfiguration for Power-/Cost-optimized Virtex FPGA Realizations , 2003, VLSI-SOC.

[33]  Eduardo I. Boemo,et al.  Thermal monitoring on FPGAs using ring-oscillators , 1997, FPL.

[34]  J.T. Louhi,et al.  Energy efficiency of modern cellular base stations , 2007, INTELEC 07 - 29th International Telecommunications Energy Conference.

[35]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.

[36]  Scott K. Reynolds,et al.  Supply and threshold voltage optimization for low power design , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[37]  Joonwon Lee,et al.  A CFD-Based Tool for Studying Temperature in Rack-Mounted Servers , 2008, IEEE Transactions on Computers.

[38]  Javier Garrido Salas,et al.  Thermal Testing on Reconfigurable Computers , 2000, IEEE Des. Test Comput..

[39]  Kashi Venkatesh Vishwanath,et al.  Modular data centers: how to design them? , 2009, LSAP '09.

[40]  Jeff Daniels,et al.  Server virtualization architecture and implementation , 2009, ACM Crossroads.

[41]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[42]  Farid N. Najm,et al.  A gate-level leakage power reduction method for ultra-low-power CMOS circuits , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[43]  V.G. Agelidis,et al.  Recent Advances in High-Voltage Direct-Current Power Transmission Systems , 2006, 2006 IEEE International Conference on Industrial Technology.