A Constructive Heuristic for Application Mapping onto Mesh Based Network-on-Chip

Mapping constitutes a very important step in network-on-chip (NoC)-based implementation of an application. An application is often represented in the form of an application core graph. The cores of the core graph communicate between themselves using the underlying network. This paper presents a constructive heuristic to statically map applications on two-dimensional mesh-connected NoC. The approach corresponds to a design time decision of attachment of cores to the routers. The mapping results, in terms of overall communication cost metric, have been compared with many well-known techniques reported in the literature and also with an exact method built around integer linear programming (ILP). A thorough complexity analysis of the algorithm has been performed. For smaller benchmarks, the results obtained are same as those for the ILP generated solutions. For benchmarks containing 64 and higher number of cores, the mapping solutions are better than the existing ones. Dynamic performances of the mapped solutions have been compared with respect to synthetically generated self-similar traffic. In many cases, our approach requires less latency and energy per packet than the existing methods while providing higher throughput.

[1]  Radu Marculescu,et al.  Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[2]  K.-C. Chang,et al.  Low-power algorithm for automatic topology generation for application-specific networks on chips , 2008, IET Comput. Digit. Tech..

[3]  Mahmut T. Kandemir,et al.  An ilp based approach to reducing energy consumption in nocbased CMPS , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).

[4]  Ahmad Khademzadeh,et al.  Elixir: A new bandwidth-constrained mapping for Networks-on-chip , 2010, IEICE Electron. Express.

[5]  Santanu Chattopadhyay,et al.  Design and evaluation of Mesh-of-Tree based Network-on-Chip using virtual channel router , 2012, Microprocess. Microsystems.

[6]  Zhigang Mao,et al.  Link-load balance aware mapping and routing for NoC , 2007 .

[7]  Nectarios Koziris,et al.  An efficient algorithm for the physical mapping of clustered task graphs onto multiprocessor architectures , 2000, Proceedings 8th Euromicro Workshop on Parallel and Distributed Processing.

[8]  Sriram R. Vangal,et al.  A 5-GHz Mesh Interconnect for a Teraflops Processor , 2007, IEEE Micro.

[9]  Kshitij Bhardwaj,et al.  Energy and bandwidth aware mapping of IPs onto regular NoC architectures using Multi-Objective Genetic Algorithms , 2009, 2009 International Symposium on System-on-Chip.

[10]  S. Borkar,et al.  An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[11]  Pierre Boulet,et al.  Mapping Real Time Applications on NoC Architecture with Hybrid Multi-objective Algorithm , 2010 .

[12]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[13]  Suleyman Tosun.  Cluster-based application mapping method for Network-on-Chip , 2011, Adv. Eng. Softw..

[14]  Ozcan Ozturk,et al.  An ILP formulation for application mapping onto Network-on-Chips , 2009, 2009 International Conference on Application of Information and Communication Technologies.

[15]  Deepti Maheshwari,et al.  Simulation Model for Cyber Crime Reduction , 2015 .

[16]  Partha Pratim Pande,et al.  Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation , 2009, IEEE Transactions on Computers.

[17]  Ahmad Khademzadeh,et al.  GBMAP： An Evolutionary Approach to Mapping Cores onto a Mesh-based NoC Architecture , 2010 .

[18]  Santanu Chattopadhyay,et al.  Thermal Uniformity-Aware Application Mapping for Network-on-Chip Design , 2014 .

[19]  S. Kundu,et al.  Interfacing Cores and Routers in Network-on-Chip Using GALS , 2007, 2007 International Symposium on Integrated Circuits.

[20]  Ahmad Khademzadeh,et al.  CGMAP: a new approach to Network-on-Chip mapping problem , 2009, IEICE Electron. Express.

[21]  Krishnan Srinivasan,et al.  A technique for low energy mapping and routing in network-on-chip architectures , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[22]  Ahmad Khademzadeh,et al.  Onyx: A new heuristic bandwidth-constrained mapping of cores onto tile-based Network on Chip , 2009, IEICE Electron. Express.

[23]  Shashi Kumar,et al.  A two-step genetic algorithm for mapping task graphs to a network on chip architecture , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..

[24]  Santanu Chattopadhyay,et al.  An Application Mapping Technique for Butterfly-Fat-Tree Network-on-Chip , 2011, 2011 Second International Conference on Emerging Applications of Information Technology.

[25]  Jinwen Li,et al.  An energy-aware heuristic constructive mapping algorithm for Network on Chip , 2009, 2009 IEEE 8th International Conference on ASIC.

[26]  Santanu Chattopadhyay,et al.  Application Mapping Onto Mesh-Based Network-on-Chip Using Discrete Particle Swarm Optimization , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[27]  An-Yeu Wu,et al.  A New Binomial Mapping and Optimization Algorithm for Reduced-Complexity Mesh-Based On-Chip Network , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[28]  ChattopadhyaySantanu,et al.  A survey on application mapping strategies for Network-on-Chip design , 2013 .

[29]  Santanu Chattopadhyay,et al.  Extending Kernighan-Lin partitioning heuristic for application mapping onto Network-on-Chip , 2014, J. Syst. Archit..

[30]  Ahmad Khademzadeh,et al.  Chain-Mapping for mesh based Network-on-Chip architecture , 2009, IEICE Electron. Express.

[31]  Ling Xiang,et al.  Energy- and Latency-Aware NoC Mapping Based on Chaos Discrete Particle Swarm Optimization , 2010, 2010 International Conference on Communications and Mobile Computing.

[32]  Srinivasan Murali,et al.  Bandwidth-constrained mapping of cores onto NoC architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[33]  Alois Knoll,et al.  Energy-Aware Task Allocation for Network-on-Chip Based Heterogeneous Multiprocessor Systems , 2011, 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing.

[34]  Santanu Chattopadhyay,et al.  A survey on application mapping strategies for Network-on-Chip design , 2013, J. Syst. Archit..

[35]  Radu Marculescu,et al.  On-chip traffic modeling and synthesis for MPEG-2 video applications , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[36]  Santanu Chattopadhyay,et al.  A new application mapping algorithm for mesh based Network-on-Chip design , 2010, 2010 Annual IEEE India Conference (INDICON).

[37]  Jean-Jacques Lecler,et al.  Application driven network-on-chip architecture exploration & refinement for a complex SoC , 2011, Des. Autom. Embed. Syst..

[38]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[39]  Radu Marculescu,et al.  Energy- and performance-aware mapping for regular NoC architectures , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[40]  Santanu Chattopadhyay,et al.  A new application mapping strategy for Mesh-of-Tree based Network-on-Chip , 2011, 2011 International Conference on Emerging Trends in Electrical and Computer Technology.

[41]  Santanu Chattopadhyay,et al.  Application Mapping onto Mesh Structured Network-on-Chip Using Particle Swarm Optimization , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.

[42]  Ashish Sharma,et al.  Application Mapping Onto Mesh-of-Tree Based Network-on-Chip Using Discrete Particle Swarm Optimization , 2012, 2012 International Symposium on Electronic System Design (ISED).

[43]  Suleyman Tosun.  New heuristic algorithms for energy aware application mapping and routing on mesh-based NoCs , 2011, J. Syst. Archit..

[44]  Ahmad Khademzadeh,et al.  Crinkle: A heuristic mapping algorithm for network on chip , 2009, IEICE Electron. Express.

[45]  Radu Marculescu,et al.  Contention-aware application mapping for Network-on-Chip communication architectures , 2008, 2008 IEEE International Conference on Computer Design.

[46]  Jian Wang,et al.  Bandwidth-Aware Application Mapping for NoC-Based MPSoCs , 2011 .

[47]  Alexander Hall,et al.  Energy efficient application mapping to NoC processing elements operating at multiple voltage levels , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.