A 177 Mb/s VLSI implementation of the International Data Encryption Algorithm

A VLSI implementation of the International Data Encryption Algorithm is presented. Security considerations led to novel system concepts in chip design including protection of sensitive information and on-line failure detection capabilities. BIST was instrumental for reconciling contradicting requirements of VLSI testability and cryptographic security. The VLSI chip implements data encryption and decryption in a single hardware unit. All important standardized modes of operation of block ciphers, such as ECB, CBC, CFB, OFB, and MAC, are supported. In addition, new modes are proposed and implemented to fully exploit the algorithm's inherent parallelism. With a system clock frequency of 25 MHz the device permits a data conversion rate of more than 177 Mb/s. Therefore, the chip can be applied to on-line encryption in high-speed networking protocols like ATM or FDDI. >

[1]  Andrew D. Booth,et al.  A SIGNED BINARY MULTIPLICATION TECHNIQUE , 1951 .

[2]  J. L. Massey,et al.  An introduction to contemporary cryptology , 1988, Proc. IEEE.

[3]  Xuejia Lai,et al.  A Proposal for a New Block Encryption Standard , 1991, EUROCRYPT.

[4]  Eli Biham,et al.  Differential cryptanalysis of DES-like cryptosystems , 1990, Journal of Cryptology.

[5]  Hubert Kaeslin,et al.  Regular VLSI architectures for multiplication modulo (2/sup n/+1) , 1991 .

[6]  Xuejia Lai,et al.  Markov Ciphers and Differential Cryptanalysis , 1991, EUROCRYPT.

[7]  Jürgen Gessner,et al.  Design and test of an integrated cryptochip , 1991, IEEE Design & Test of Computers.

[8]  N. Felber,et al.  VLSI implementation of a new block cipher , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[9]  Hans Eberle,et al.  A High-Speed DES Implementation for Network Applications , 1992, CRYPTO.

[10]  Wolfgang Fichtner,et al.  A new and secure selftest scheme for block cipher implementations , 1993, Proceedings ETC 93 Third European Test Conference.

[11]  Heinz Bonnenberg,et al.  Secure testing of VLSI cryptographic equipment , 1993 .