Modeling and experimental verification of the effect of gate oxide breakdown on CMOS inverters

The effect of oxide breakdown (BD) on the performance of several CMOS circuits has been investigated and a model for the oxide BD current-voltage (IV) characteristics has been experimentally verified on CMOS inverters. The results show that the inverter performance can be affected by the breakdown in a different way depending on the stress polarity applied to the inverter input. Examples are shown of cell stability and bitline differentials in static memory (SRAM), signal timing, and inverter chains. In all the cases, the oxide breakdown conduction has been modeled as gate-to-diffusion leakage with a power law formula of the type 1= KV/sup p/ which was previously found to describe the breakdown in capacitor structures. This seems to indicate that the breakdown physics at oxide level is the same as at circuit level.

[1]  E. Vandamme,et al.  Impact of MOSFET gate oxide breakdown on digital circuit operation and reliability , 2000 .

[2]  Barry P. Linder,et al.  Growth and scaling of oxide conduction after breakdown , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[3]  J. Stathis,et al.  Reliability projection for ultra-thin oxides at low voltage , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[4]  G. Ghibaudo,et al.  A thorough investigation of progressive breakdown in ultra-thin oxides. Physical understanding and application for industrial reliability assessment , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[5]  Elyse Rosenbaum,et al.  A bidirectional NMOSFET current reduction model for simulation of hot-carrier-induced circuit degradation , 1993 .

[6]  R. Degraeve,et al.  Relation between breakdown mode and breakdown location in short channel NMOSFETs and its impact on reliability specifications , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[7]  J. Meindl,et al.  The impact of intrinsic device fluctuations on CMOS SRAM cell stability , 2001, IEEE J. Solid State Circuits.

[8]  M. Nafria,et al.  A function-fit model for the soft breakdown failure mode , 1999, IEEE Electron Device Letters.

[9]  E. Vandamme,et al.  Impact of MOSFET oxide breakdown on digital circuit operation and reliability , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[10]  Stephan A. Cohen,et al.  Gate oxide breakdown under Current Limited Constant Voltage Stress , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[11]  S. Narasimha,et al.  A high performance 0.13 /spl mu/m SOI CMOS technology with Cu interconnects and low-k BEOL dielectric , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[12]  J. Petrovick,et al.  The circuit and physical design of the POWER4 microprocessor , 2002, IBM J. Res. Dev..

[13]  J. Stathis,et al.  The impact of gate-oxide breakdown on SRAM stability , 2002, IEEE Electron Device Letters.

[14]  Edward J. Nowak,et al.  High-performance sub-0.08 /spl mu/m CMOS with dual gate oxide and 9.7 ps inverter delay , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[15]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[16]  S. Lombardo,et al.  Voltage dependence of hard breakdown growth and the reliability implication in thin dielectrics , 2002, IEEE Electron Device Letters.

[17]  James Stasiak,et al.  Trap creation in silicon dioxide produced by hot electrons , 1989 .