Compiler-Based High-Level Synthesis of Application-Specific Processors on FPGAs
暂无分享,去创建一个
[1] Jason Cong,et al. Application-specific instruction generation for configurable processor architectures , 2004, FPGA '04.
[2] Trevor Mudge,et al. MiBench: A free, commercially representative embedded benchmark suite , 2001 .
[3] George A. Constantinides,et al. High-level synthesis of dynamic data structures: A case study using Vivado HLS , 2013, 2013 International Conference on Field-Programmable Technology (FPT).
[4] Jonathan Rose,et al. Exploration and Customization of FPGA-Based Soft Processors , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[5] Darin Petkov,et al. Automatic generation of application specific processors , 2003, CASES '03.
[6] R. Kumar,et al. Application-Specific Customization of Parameterized FPGA Soft-Core Processors , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.
[7] Jürgen Teich,et al. High-Level Synthesis for Hardware/Software Co-Design of Distributed Smart Camera Systems , 2017, ICDSC.
[8] Paolo Ienne,et al. A high-level synthesis flow for custom instruction set extensions for application-specific processors , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).
[9] Heinrich Meyr,et al. A novel methodology for the design of application-specificinstruction-set processors (ASIPs) using a machine description language , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Jason Helge Anderson,et al. LegUp: An open-source high-level synthesis tool for FPGA-based processor/accelerator systems , 2013, TECS.
[11] Jürgen Teich,et al. Symbolic system-level design methodology for multi-mode reconfigurable systems , 2013, Des. Autom. Embed. Syst..
[12] Jürgen Teich,et al. Model-Based Design Automation of Hardware/Software Co-Designs for Xilinx Zynq PSoCs , 2018, 2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig).