A 1 Gbps LTE-Advanced Turbo-Decoder ASIC in 65 nm CMOS

This paper presents a turbo-decoder ASIC for 3GPP LTE-Advanced supporting all specified code rates and block sizes. The highly parallelized architecture employs 16 SISO decoders with an optimized state-metric initialization scheme that reduces SISO-decoder latency, which is key for achieving very-high throughput. A novel CRC implementation for parallel turbo decoding prevents the decoder from performing redundant turbo iterations. The 65nm ASIC achieves a record data throughput of 1.013Gbps at 5.5 iterations with unprecedented energy efficiency of 0.17nJ/bit/iter.

[1]  Qiuting Huang,et al.  Design and Implementation of a Parallel Turbo-Decoder ASIC for 3GPP-LTE , 2011, IEEE Journal of Solid-State Circuits.

[2]  Stefan Parkvall,et al.  Evolution of LTE toward IMT-advanced , 2011, IEEE Communications Magazine.

[3]  Cheng-Chi Wong,et al.  A 188-size 2.1mm2 reconfigurable turbo decoder chip with parallel architecture for 3GPP LTE system , 2009, 2009 Symposium on VLSI Circuits.

[4]  Guanghui He,et al.  Generalized interleaving network based on configurable QPP architecture for parallel turbo decoder , 2011, 2011 IEEE Workshop on Signal Processing Systems (SiPS).