A 0.2-V 10-bit 5-kHz SAR ADC with Dynamic Bulk Biasing and Ultra-Low-Supply-Voltage Comparator

This paper describes a 10-bit 5-kHz SAR ADC under an ultra-low-supply-voltage of 0.2 V for low-power applications. To tolerate the severe variations in the subthreshold regime, a novel dynamic bulk biasing circuit senses the NMOS/PMOS strength ratio in the background and applies feedback to recover the circuit functionality. A new comparator relaxes the stringent speed-noise trade-off under the 0.2-V supply. Employing ac-coupling, stacked input pairs, and voltage-boosted load capacitors, the comparator achieves more than threefold improvement in speed with little noise penalty. The measured ADC consumes 22 nW and exhibits an SNDR of 52.8 dB at Nyquist, yielding an FoM of 12.3 fJ/conv.-step. Measurements of multiple chips show the proposed dynamic bulk biasing successfully improves the yield by nearly twofold in the presence of supply variations.

[1]  Yen-Cheng Kuan,et al.  An 8-bit 10-GHz 21-mW Time-Interleaved SAR ADC With Grouped DAC Capacitors and Dual-Path Bootstrapped Switch , 2019, IEEE Solid-State Circuits Letters.

[2]  Eric A. M. Klumperink,et al.  A 10-bit Charge-Redistribution ADC Consuming 1.9 $\mu$W at 1 MS/s , 2010, IEEE Journal of Solid-State Circuits.

[3]  David Blaauw,et al.  Circuit and System Designs of Ultra-Low Power Sensor Nodes With Illustration in a Miniaturized GNSS Logger for Position Tracking: Part II—Data Communication, Energy Harvesting, Power Management, and Digital Circuits , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Jan Craninckx,et al.  A 70 dB SNDR 200 MS/s 2.3 mW dynamic pipelined SAR ADC in 28nm digital CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[5]  Shen-Iuan Liu,et al.  A 0.3V 10bit 7.3fJ/conversion-step SAR ADC in 0.18μm CMOS , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[6]  Jin-Yi Lin,et al.  A 0.3 V 10-bit 1.17 f SAR ADC With Merge and Split Switching in 90 nm CMOS , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Hao-Chiao Hong,et al.  Design of a 0.20–0.25-V, Sub-nW, Rail-to-Rail, 10-bit SAR ADC for Self-Sustainable IoT Applications , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Chih-Cheng Hsieh,et al.  A 0.44-fJ/Conversion-Step 11-Bit 600-kS/s SAR ADC With Semi-Resting DAC , 2018, IEEE Journal of Solid-State Circuits.

[9]  Ying-Khai Teh,et al.  Analysis and Design of a Thermoelectric Energy Harvesting System With Reconfigurable Array of Thermoelectric Generators for IoT Applications , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.