The stratixπ routing and logic architecture

This paper describes the Altera Stratix logic and routing architecture. The primary goals of the architecture were to achieve high performance and logic density. We give an overview of the entire device, and then focus on the logic and routing architecture. The Stratix logic architecture is based on a cluster of ten 4-input LUTs and its routing consists of staggered routing lines. We describe the development of the routing architecture, including its directional bias, its direct-drive routing which reduces both area and delay. The logic array block and logic cell design is also described, and new routing structures with in the logic array block, and logic element features are described.

[1]  Guy Lemieux,et al.  Using sparse crossbars within LUT , 2001, FPGA '01.

[2]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[3]  Vaughn Betz,et al.  Automatic generation of FPGA routing architectures from high-level descriptions , 2000, FPGA '00.

[4]  Kerry Veenstra,et al.  Optimizations for a highly cost-efficient programmable logic architecture , 1998, FPGA '98.

[5]  J. Turner,et al.  A next generation architecture optimized for high density system level integration , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[6]  David Lewis,et al.  Using Sparse Crossbars within LUT Clusters , 2001 .

[7]  P. Alfke,et al.  Third-Generation Architecture Boosts Speed And Density Of Field-Programmable Gate Arrays , 1991, Electro International, 1991.

[8]  Vaughn Betz,et al.  Effect of the prefabricated routing track distribution on FPGA area-efficiency , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Michael Hutton,et al.  Timing-driven placement for hierarchical programmable logic devices , 2001, FPGA '01.

[10]  Vaughn Betz,et al.  FPGA routing architecture: segmentation and buffering to optimize speed and density , 1999, FPGA '99.

[11]  Vaughn Betz,et al.  Directional bias and non-uniformity in FPGA global routing architectures , 1996, ICCAD 1996.

[12]  Jim Park,et al.  Interconnect enhancements for a high-speed PLD architecture , 2002, FPGA '02.

[13]  Vaughn Betz,et al.  Directional bias and non-uniformity in FPGA global routing architectures , 1996, Proceedings of International Conference on Computer Aided Design.