Signal and power integrity analysis of a 256-GB/s double-sided IC package with a memory controller and 3D stacked DRAM

This paper presents signal and power integrity analysis of a double-sided flip-chip package. A memory controller is attached on one side of the organic substrate, and 3D-stacked, disaggregated memory chips, integrated with through silicon vias (TSVs), are connected on the opposite side. The signaling path of this 3D memory system consists of a short channel consisting of wafer-level redistribution layer (RDL) traces and small TSV vias. The signal integrity is not a source of concern for this extremely short channel; power integrity, however, poses significant challenges and consequently can limit the achievable data rate of this system. The double-sided flip-chip packaging p resents unique challenges in the design of l o w-impedance the power delivery network (PDN) and circuit design with low-sensitivity to power supply noises. All physical layers are code sign to optimize the integrated 3D package within electrical and manufacturing constraints in conjunction with robust circuit design that meets the power constraint. The detailed signal integrity analysis is presented to design robust link with low-swing signals and power integrity analysis to optimize the PDN designs to meet the PDN impedance targets.

[1]  A. Amirkhany,et al.  A 12.8-Gb/s/link tri-modal single-ended memory interface for graphics applications , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[2]  Ting Wu,et al.  A 16 Gb/s/Link, 64 GB/s Bidirectional Asymmetric Memory Interface , 2009, IEEE Journal of Solid-State Circuits.

[3]  K. Soejima,et al.  A 3D Packaging Technology for 4 Gbit Stacked DRAM with 3 Gbps Data Transfer , 2006, 2006 International Electron Devices Meeting.

[4]  N. Takahashi,et al.  Vertical Integration of Stacked DRAM and High-Speed Logic Device Using SMAFTI Technology , 2009, IEEE Transactions on Advanced Packaging.

[5]  A. Amirkhany,et al.  A tri-modal 20Gbps/link differential/DDR3/GDDR5 memory interface , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[6]  Lesley Anne Polka.  Package Technology to Address the Memory Bandwidth Challenge for Terascale Computing , 2007 .

[7]  Aliazam Abbasfar,et al.  A 4.1pJ/b 16Gb/s coded differential bidirectional parallel electrical link , 2012, 2012 IEEE International Solid-State Circuits Conference.

[8]  Rao Tummala,et al.  Ultra-high I/O density glass/silicon interposers for high bandwidth smart mobile applications , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[9]  Aliazam Abbasfar,et al.  A 4.1-pJ/b, 16-Gb/s Coded Differential Bidirectional Parallel Electrical Link , 2012, IEEE Journal of Solid-State Circuits.

[10]  Ting Wu,et al.  A 16Gb/s/link, 64GB/s bidirectional asymmetric memory interface cell , 2008, 2008 IEEE Symposium on VLSI Circuits.

[11]  J. Wilson,et al.  Co-design and optimization of a 256-GB/s 3D IC package with a controller and stacked DRAM , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.