Structural Fault Modeling and Fault Detection Through Neyman–Pearson Decision Criteria for Analog Integrated Circuits

A new approach for analog fault modeling and simulation is presented. The proposed approach utilizes the sensitivity of the circuit’s DC node voltages to the process variations and consequently the current deviance so as to differentiate the faulty behavior. A systematic method is proposed for the fault discrimination to minimize the probability that the circuit is accepted as a fault-free when it is faulty. Tests are generated and evaluated taking into account the potential fault masking effects of process spread on the faulty circuit responses. The introduced fault model is validated on a time-interleaved sample-and-hold circuit. Simulation results demonstrate the effectiveness of the model.

[1]  Bozena Kaminska,et al.  Parametric fault simulation and test vector generation , 2000, DATE '00.

[2]  R. Voorakaranam,et al.  Hierarchical specification-driven analog fault modeling for efficient fault simulation and diagnosis , 1997, Proceedings International Test Conference 1997.

[3]  Peter Y. K. Cheung,et al.  Hierarchical tolerance analysis using statistical behavioral models , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Y.-C. Jenq,et al.  Digital spectra of nonuniformly sampled signals: fundamentals and high-speed waveform digitizers , 1988 .

[5]  E. S. Pearson,et al.  On the Problem of the Most Efficient Tests of Statistical Hypotheses , 1933 .

[6]  S. Mitra,et al.  Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer , 1991 .

[7]  Zhihua Wang,et al.  A novel method for the fault detection of analog integrated circuits , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[8]  A. Zjajo,et al.  A 1.8V 100mW 12-bits 80Msample/s two-step ADC in 0.18-/spl mu/m CMOS , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[9]  Antony Wakeling,et al.  Fault diagnosis in analogue circuits using AI techniques , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[10]  Gerard N. Stenbakken,et al.  A comprehensive approach for modeling and testing analog and mixed-signal devices , 1990, Proceedings. International Test Conference 1990.

[11]  Stephen W. Director,et al.  The linearized performance penalty (LPP) method for optimization of parametric yield and its reliability , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Gerard N. Stenbakken,et al.  LINEAR ERROR MODELING OF ANALOG AND MIXED-SIGNAL DEVICES , 1991, 1991, Proceedings. International Test Conference.

[13]  Linda S. Milor,et al.  Detection of catastrophic faults in analog integrated circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Abhijit Chatterjee,et al.  Fault-based automatic test generator for linear analog circuits , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[15]  Amir Zjajo,et al.  Evaluation of signature-based testing of RF/analog circuits , 2005, European Test Symposium (ETS'05).

[16]  Yuri V. Malyshenko.  Functional Fault Models for Analog Circuits , 1998, IEEE Des. Test Comput..

[17]  Mark Zwolinski,et al.  Generation and Verification of Tests for Analog Circuits Subject to Process Parameter Deviations , 2004, J. Electron. Test..

[18]  E. S. Pearson,et al.  On the Problem of the Most Efficient Tests of Statistical Hypotheses , 1933 .

[19]  Mani Soma,et al.  Analytical Fault Modeling And Static Test Generation For Analog ICs , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[20]  Edgar Sánchez-Sinencio,et al.  A power supply ramping and current measurement based technique for analog fault diagnosis , 1994, Proceedings of IEEE VLSI Test Symposium.