Resistive-Open Defect Analysis for Through-Silicon-Vias

Three-dimensional (3D) integration is a fast emerging technology that offers integration of high density, fast performance and heterogeneous circuits in a small footprint. Through-Silicon-Vias (TSVs) enable 3D integration by providing fast performance and short interconnects among tiers. However, they are also susceptible to defects that occur during manufacturing steps and cause crucial reliability issues. In this paper, we perform an in-depth analysis of resistive-open defects (ROD) on TSVs for various scenarios. We consider TSV ROD analysis in the presence of voltage drop, ground bounce, and coupling effects (i.e. inductive and capacitive) for a wide frequency spectrum. We perform a study on a three-tier structure and demonstrate conditions in which TSVs start to fail. Furthermore, we show the impact that the electrical behavior of the multi-tier network has on TSV performance. Keywords-component; 3D integration, TSVs, failure analysis

[1]  A. Jourdain,et al.  3D stacked IC demonstration using a through Silicon Via First approach , 2008, 2008 IEEE International Electron Devices Meeting.

[2]  Arnaud Virazel,et al.  A study of path delay variations in the presence of uncorrelated power and ground supply noise , 2011, 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[3]  L. Di Cioccio,et al.  Enabling technologies for 3D integration: From packaging miniaturization to advanced stacked ICs , 2008, 2008 IEEE International Electron Devices Meeting.

[4]  Daniel Arumí,et al.  Experimental Characterization of CMOS Interconnect Open Defects , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Paul S. Andry,et al.  Fabrication and characterization of robust through-silicon vias for silicon-carrier applications , 2008, IBM J. Res. Dev..

[6]  Taigon Song,et al.  PDN Impedance Modeling and Analysis of 3D TSV IC by Using Proposed P/G TSV Array Model Based on Separated P/G TSV and Chip-PDN Models , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[7]  B. Dang,et al.  3D silicon integration , 2008, 2008 58th Electronic Components and Technology Conference.

[8]  Qiang Xu,et al.  Modeling TSV open defects in 3D-stacked DRAM , 2010, 2010 IEEE International Test Conference.

[9]  Rosa Rodríguez-Montañés,et al.  Resistance characterization for weak open defects , 2002, IEEE Design & Test of Computers.

[10]  R. Rodriguez-Montaes,et al.  Localization and Electrical Characterization of Interconnect Open Defects , 2010, IEEE Transactions on Semiconductor Manufacturing.