Heterogeneous system implementation using through-silicon interposer (TSI) technology

In this paper, we demonstrate a 2.5D/3D IC design methodology adopting 2D traditional IC design tools and show a FPGA-Memory system implementation for TSI. Post layout simulations at 533Mbps (266MHz) shows that the energy consumption of the FPGA-Memory channel is ~6pJ/bit over 20mm long RC interconnects.

[1]  B. Sorée,et al.  Temperature-Dependent Modeling and Characterization of Through-Silicon Via Capacitance , 2011, IEEE Electron Device Letters.

[2]  Mark Horowitz,et al.  1.1 Computing's energy problem (and what we can do about it) , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[3]  En-Xiao Liu,et al.  Interconnect design and analysis for Through Silicon Interposers (TSIs) , 2012, 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International.