AnySP: Anytime Anywhere Anyway Signal Processing

Looking forward, the computation requirements of mobile devices will increase by one to two orders of magnitude, but their power requirements will remain stringent to ensure reasonable battery lifetimes. Scaling existing approaches won't suffice; instead, the hardware's inherent computational efficiency, programmability, and adaptability must change. AnySP, a fully programmable architecture that targets multiple application domains, addresses these challenges for next-generation mobile signal processing.

[1]  S. Asano,et al.  The design and implementation of a first-generation CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[2]  Uri C. Weiser,et al.  Intel MMX for multimedia PCs , 1997, Commun. ACM.

[3]  Scott A. Mahlke,et al.  An architecture framework for transparent instruction set customization in embedded processors , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).

[4]  David Blaauw,et al.  Energy efficient near-threshold chip multi-processing , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).

[5]  Mamoru Sawahashi,et al.  Field Experiments on Real-Time 1-Gbps High-Speed Packet Transmission in MIMO-OFDM Broadband Packet Radio Access , 2009, IEICE Trans. Commun..

[6]  R. Baines,et al.  The picoArray and reconfigurable baseband processing for wireless basestations , 2003 .

[7]  Kees Moerman,et al.  Vector Processing as an Enabler for Software-Defined Radio in Handheld Devices , 2005, EURASIP J. Adv. Signal Process..

[8]  Scott A. Mahlke,et al.  Design and Implementation of Turbo Decoders for Software Defined Radio , 2006, 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.

[9]  Diederik Verkest,et al.  A Customized Cross-Bar for Data-Shuffling in Domain-Specific SIMD Processors , 2007, ARCS.

[10]  Nathan Clark,et al.  An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors , 2005, ISCA 2005.

[11]  Chaitali Chakrabarti,et al.  Design and Analysis of LDPC Decoders for Software Defined Radio , 2007, 2007 IEEE Workshop on Signal Processing Systems.

[12]  Rudy Lauwereins,et al.  ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix , 2003, FPL.

[13]  Preeti Ranjan Panda,et al.  Power Reduction in VLIW Processor with Compiler Driven Bypass Network , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[14]  Mayan Moudgill,et al.  The Sandbridge Sandblaster Communications Processor , 2004 .

[15]  Hyunseok Lee,et al.  The Next Generation Challenge for Software Defined Radio , 2007, SAMOS.

[16]  Vladimir M. Pentkovski,et al.  Implementing Streaming SIMD Extensions on the Pentium III Processor , 2000, IEEE Micro.

[17]  William J. Dally,et al.  Evaluating the Imagine stream architecture , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..

[18]  David Black-Schaffer,et al.  Efficient Embedded Computing , 2008, Computer.

[19]  Scott A. Mahlke,et al.  From SODA to scotch: The evolution of a wireless baseband processor , 2008, 2008 41st IEEE/ACM International Symposium on Microarchitecture.

[20]  Mamoru Sawahashi,et al.  Field Expelriments on Real-Time 1-Gbps High-Speed Packet Transmission in MIMO-OFDM Broadband Packet Radio Access , 2006, 2006 IEEE 63rd Vehicular Technology Conference.

[21]  Ulrich Ramacher.  Software-Defined Radio Prospects for Multistandard Mobile Phones , 2007, Computer.

[22]  R. Guerrieri,et al.  XiSystem: a XiRisc-based SoC with reconfigurable IO module , 2005, IEEE Journal of Solid-State Circuits.

[23]  Chen-Yi Lee,et al.  A low-power H.264/AVC decoder , 2005, 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test, 2005. (VLSI-TSA-DAT)..

[24]  Aviral Shrivastava,et al.  Register File Power Reduction Using Bypass Sensitive Compiler , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[25]  Christoforos E. Kozyrakis,et al.  Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks , 2002, MICRO.

[26]  Baher Haroun,et al.  A novel reduced swing CMOS bus interface circuit for high speed low power VLSI systems , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[27]  Christopher Batten,et al.  The vector-thread architecture , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..

[28]  Aviral Shrivastava,et al.  Bypass aware instruction scheduling for register file power reduction , 2006, LCTES '06.

[29]  Edward T. Grochowski,et al.  Larrabee: A many-Core x86 architecture for visual computing , 2008, 2008 IEEE Hot Chips 20 Symposium (HCS).

[30]  Scott A. Mahlke,et al.  AnySP: Anytime Anywhere Anyway Signal Processing , 2010, IEEE Micro.

[31]  Henk Corporaal,et al.  MOVE: a framework for high-performance processor design , 1991, Proceedings of the 1991 ACM/IEEE Conference on Supercomputing (Supercomputing '91).

[32]  Yunsi Fei,et al.  Reducing power consumption of embedded processors through register file partitioning and compiler support , 2008, 2008 International Conference on Application-Specific Systems, Architectures and Processors.

[33]  Hyunseok Lee,et al.  SODA: A Low-power Architecture For Software Radio , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).

[34]  Scott A. Mahlke,et al.  Systematic register bypass customization for application-specific processors , 2003, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003.