Exploring FPGA structures for evolving fault tolerant hardware

This work explores different types of FPGA (field programmable gate array) structures for evolving fault tolerant hardware. A three-tier model for providing fault tolerance to the digital circuits evolved on FPGAs is proposed. This model combines the process level redundancy provided by the GA (genetic algorithm) based evolution techniques and the structural level redundancy supported by the FPGA architectures. Simulation results using the ISCAS'89 benchmark circuits have been carried out to study the effect of granularity on the time taken for the evolution process, the dimensionality of the evolution and the number of solutions that need to be evolved for fault coverage. The effect of using a divide and conquer approach to reduce the time taken for evolution has been studied proving that this is a feasible approach even for complex circuits.

[1]  Isamu Kajitani,et al.  Hardware Evolution at Function Level , 1996, PPSN.

[2]  A. P. Shanthi,et al.  Based On-line Testing and Recovery for Critical Digital Systems , 2002 .

[3]  Jim Tørresen,et al.  A Divide-and-Conquer Approach to Evolvable Hardware , 1998, ICES.

[4]  Julian Francis Miller,et al.  Evolution of Digital Filters Using a Gate Array Model , 1999, EvoWorkshops.

[5]  A. P. Shanthi,et al.  AUTOMATIC GA BASED EVOLUTION OF FAULT TOLERANT DIGITAL CIRCUITS , 2002 .

[6]  Andy M. Tyrrell,et al.  Evolved fault tolerance in evolvable hardware , 2002, Proceedings of the 2002 Congress on Evolutionary Computation. CEC'02 (Cat. No.02TH8600).

[7]  Adrian Thompson.  Evolving fault tolerant systems , 1995 .

[8]  Adrian Stoica,et al.  Fault-tolerant evolvable hardware using field-programmable transistor arrays , 2000, IEEE Trans. Reliab..

[9]  Xin Yao,et al.  Promises and challenges of evolvable hardware , 1996, IEEE Trans. Syst. Man Cybern. Part C.

[10]  Steven A. Guccione,et al.  GeneticFPGA: a java-based tool for evolving stable circuits , 1999, Optics East.

[11]  Andy M. Tyrrell,et al.  A hardware immune system for benchmark state machine error detection , 2002, Proceedings of the 2002 Congress on Evolutionary Computation. CEC'02 (Cat. No.02TH8600).

[12]  A. P. Shanthi,et al.  Genetic learning based fault tolerant models for digital systems , 2005, Appl. Soft Comput..

[13]  Xin Yao,et al.  Promises and Challenges of Evolvable Hardware , 1996, ICES.