A 1.0625-to-14.025Gb/s multimedia transceiver with full-rate source-series-terminated transmit driver and floating-tap decision-feedback equalizer in 40nm CMOS
暂无分享,去创建一个
Pervez M. Aziz | Tony Huynh | Lijun Li | Hiroshi Kimura | Shaolei Quan | Wing Liu | Freeman Zhong | Tai Jing | Yikui Dong | Chintan Desai | Hairong Gao | Monica Garcia | Gary Hom | Ruchi Kothari | Cathy Liu | Scott Lowrie | Kathy Ling | Amaresh V. Malipatil | Ram Narayan | Tom Prokop | Chaitanya Palusa | Anil Rajashekara | Ashutosh Sinha | Charlie Zhong | Eric Zhang
[1] Jared Zerbe,et al. A 7.5Gb/s 10-Tap DFE Receiver with First Tap Partial Response, Spectrally Gated Adaptation, and 2nd-Order Data-Filtered CDR , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[2] Thomas Toifl,et al. A T-Coil-Enhanced 8.5 Gb/s High-Swing SST Transmitter in 65 nm Bulk CMOS With $≪ -$16 dB Return Loss Over 10 GHz Bandwidth , 2008, IEEE Journal of Solid-State Circuits.
[3] Yoichi Koyanagi,et al. A 4-channel 10.3Gb/s backplane transceiver macro with 35dB equalizer and sign-based zero-forcing adaptive control , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[4] V. Gupta,et al. A 6.25-Gb/s binary transceiver in 0.13-/spl mu/m CMOS for serial data transmission across high loss legacy backplane channels , 2005, IEEE Journal of Solid-State Circuits.
[5] Koichi Yamaguchi,et al. A 16Gb/s 1st-Tap FFE and 3-Tap DFE in 90nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).