A 1.0625-to-14.025Gb/s multimedia transceiver with full-rate source-series-terminated transmit driver and floating-tap decision-feedback equalizer in 40nm CMOS

A robust transceiver designed for NRZ signaling beyond 10Gb/s over long-range physical media (including electrical backplanes, copper cables and optical modules) must contend with significant challenges from insertion loss, crosstalk, and reflection. For inter-symbol interference (ISI) cancellation, half-rate decision-feedback equalizer (DFE) with unrolled first tap [1–3] is widely used to avoid noise amplification and to relax timing for data sampling/feedback. However, tap-unrolling increases slicer count and entails half-rate multiplexers eating into timing margin. To remove reflection-induced ISI due to impedance discontinuities in the media, the DFE must cover tap positions higher than 30UI which is beyond tap range of the DFEs reported in previous work [1–4]. Fig. 1 shows an example of bumpy channel with reflection energy up to 40UI.

[1]  Jared Zerbe,et al.  A 7.5Gb/s 10-Tap DFE Receiver with First Tap Partial Response, Spectrally Gated Adaptation, and 2nd-Order Data-Filtered CDR , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Thomas Toifl,et al.  A T-Coil-Enhanced 8.5 Gb/s High-Swing SST Transmitter in 65 nm Bulk CMOS With $≪ -$16 dB Return Loss Over 10 GHz Bandwidth , 2008, IEEE Journal of Solid-State Circuits.

[3]  Yoichi Koyanagi,et al.  A 4-channel 10.3Gb/s backplane transceiver macro with 35dB equalizer and sign-based zero-forcing adaptive control , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  V. Gupta,et al.  A 6.25-Gb/s binary transceiver in 0.13-/spl mu/m CMOS for serial data transmission across high loss legacy backplane channels , 2005, IEEE Journal of Solid-State Circuits.

[5]  Koichi Yamaguchi,et al.  A 16Gb/s 1st-Tap FFE and 3-Tap DFE in 90nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).