Characterization and modeling of parasitic emission in deep submicron CMOS

This paper presents a study of the parasitic emissions of a 0.18-/spl mu/m CMOS experimental integrated circuit (IC) and an accurate method for modeling the internal current switching to forecast electromagnetic interference (EMI). The effectiveness of emission reduction techniques is quantified through a set of conducted noise measurements. A simple core model is developed, based on the current switching activity. Added to a lumped-element model of the test board and the package, good agreement between simulation and measurements are obtained up to 10 GHz. The simulation methodology may be applied to forecast the impact of low emission design techniques on the EMI of ICs.

[1]  F. Caignet,et al.  On-chip sampling in CMOS integrated circuits , 1999 .

[2]  E. Macii,et al.  High-level Power Modeling, Estimation, And Optimization , 1997, Proceedings of the 34th Design Automation Conference.

[3]  Thomas Steinecke,et al.  EMC modeling and simulation on chiplevel , 2001, 2001 IEEE EMC International Symposium. Symposium Record. International Symposium on Electromagnetic Compatibility (Cat. No.01CH37161).

[4]  T. Steinecke.  Design-in for EMC on CMOS large-scale integrated circuits , 2001, 2001 IEEE EMC International Symposium. Symposium Record. International Symposium on Electromagnetic Compatibility (Cat. No.01CH37161).

[5]  H. Grabinski,et al.  Simple formulas to calculate the line parameters of interconnects on conducting substrates , 1998, IEEE 7th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.98TH8370).

[6]  Masaaki Yamada,et al.  EMI-noise analysis under ASIC design environment , 1999, ISPD '99.

[7]  Andy Marvin,et al.  Effect of logic family on radiated emissions from digital circuits , 1998 .

[8]  Marc Belleville,et al.  Inductance and capacitance analytic formulas for VLSI interconnects , 1996 .