Concurrent Online Test Architecture for Multiple Controller Blocks with Minimum Fault Latency

A test architecture to perform online testing for multiple blocks concurrently is presented in this paper. The test architecture is based on monitoring output vectors of the blocks and concurrently detecting faults. The scheme works well for critical VLSI controllers where shutting down or suspending the operation of a controller for testing is not possible and where the fault needs to be detected at the earliest, during the run time of the system. The applicability of the architecture for the control blocks in OC8051 has been demonstrated. To the best of our knowledge, the proposed architecture for concurrent online testing on multiple blocks with just a few cycles of fault latency is presented for the first time in open literature.

[1]  Barry W. Johnson.  Design & analysis of fault tolerant digital systems , 1988 .

[2]  Rajeevan Chandel,et al.  A Flexible Programmable Memory BIST Architecture , 2010 .

[3]  Janusz Rajski,et al.  Test responses compaction in accumulators with rotate carry adders , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  H. Al-Asaad,et al.  On-line built-in self-test for operational faults , 2000, 2000 IEEE Autotestcon Proceedings. IEEE Systems Readiness Technology Conference. Future Sustainment for Military Aerospace (Cat. No.00CH37057).

[5]  Edward J. McCluskey,et al.  Concurrent Error Detection Using Watchdog Processors - A Survey , 1988, IEEE Trans. Computers.

[6]  Constantin Halatsis,et al.  A low-cost concurrent BIST scheme for increased dependability , 2005, IEEE Transactions on Dependable and Secure Computing.

[7]  Constantin Halatsis,et al.  An Input Vector Monitoring Concurrent BIST Architecture Based on a Precomputed Test Set , 2008, IEEE Transactions on Computers.

[8]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[9]  R. Ramaswami,et al.  Book Review: Design and Analysis of Fault-Tolerant Digital Systems , 1990 .

[10]  Rolf Ernst,et al.  Embedded program timing analysis based on path clustering and architecture classification , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[11]  Kewal K. Saluja,et al.  A concurrent testing technique for digital circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Constantin Halatsis,et al.  A concurrent built-in self-test architecture based on a self-testing RAM , 2005, IEEE Transactions on Reliability.

[13]  Kewal K. Saluja,et al.  Theory, Analysis and Implementation of an On-LineBIST Technique , 1993 .

[14]  Pradip Bose,et al.  Exploiting structural duplication for lifetime reliability enhancement , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).

[15]  John P. Hayes,et al.  On the quality of accumulator-based compaction of test responses , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..