HW/SW architecture for soft-error cancellation in real-time operating system
暂无分享,去创建一个
[1] Wayne M. Loucks,et al. A hardware/software kernel for system on chip designs , 2004, SAC '04.
[2] Yvon Savaria,et al. Soft-error classification and impact analysis on real-time operating systems , 2006, Proceedings of the Design Automation & Test in Europe Conference.
[3] Petru Eles,et al. Design optimization of time- and cost-constrained fault-tolerant distributed embedded systems , 2005, Design, Automation and Test in Europe.
[4] Y. Savaria,et al. Sensitivity of Real-Time Operating Systems to Transient Faults: A case study for MicroC kernel , 2005, 2005 8th European Conference on Radiation and Its Effects on Components and Systems.
[5] Jaehwan Lee,et al. A system-on-a-chip lock cache with task preemption support , 2001, CASES '01.
[6] Douglas M. Blough,et al. A Hardware-Software Real-Time Operating System Framework for SoCs , 2002, IEEE Des. Test Comput..
[7] Edward J. McCluskey,et al. Software-implemented EDAC protection against SEUs , 2000, IEEE Trans. Reliab..
[8] Francesco Regazzoni,et al. Hardware/software partitioning of operating systems: a behavioral synthesis approach , 2006, ACM Great Lakes Symposium on VLSI.
[9] Masoud Daneshtalab,et al. A HW/SW Architecture to Reduce the Effects of Soft-Errors in Real-Time Operating System Services , 2007, 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems.
[10] Rami G. Melhem,et al. Fault-Tolerant Rate-Monotonic Scheduling , 1998, Real-Time Systems.