A 60-Gb/s 1.9-pJ/bit NRZ Optical Receiver With Low-Latency Digital CDR in 14-nm CMOS FinFET

This paper presents an analysis on the loop dynamics of the digital clock and data recovery (CDR) circuits and the design details of a non-return to zero optical receiver (RX) in a 14-nm bulk CMOS finFET technology with high jitter tolerance (JTOL) performance, which is designed based on the analysis. The digital CDR logic is designed full custom in order to keep it running at a quarter rate clock of 15 GHz at 60-Gb/s sampling speed to minimize the CDR loop latency. The RX is characterized in a vertical cavity surface emitting laser-based link recovering a 7-bit pseudo-random bit sequence bit pattern at 60 Gb/s with a JTOL corner frequency of around 80 MHz while maintaining an energy efficiency of 1.9 pJ/bit.

[1]  T. Kusaga,et al.  Four-stage ring oscillator for quadrature signal generation , 2008, 2008 International Conference on Signals and Electronic Systems.

[2]  E. M. Cherry,et al.  The Design of Wide-Band Transistor Feedback Amplifiers , 1963 .

[3]  Alexander V. Rylyakov,et al.  Exploring the limits of high-speed receivers for multimode VCSEL-based optical links , 2014, OFC 2014.

[4]  John T. Stonick,et al.  A digital clock and data recovery architecture for multi-gigabit/s binary links , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[5]  Yoshiyasu Doi,et al.  A 56-Gb/s receiver front-end with a CTLE and 1-tap DFE in 20-nm CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[6]  Woo-Seop Kim,et al.  A 20-gb/s 256-mb DRAM with an inductorless quadrature PLL and a cascaded pre-emphasis transmitter , 2006 .

[7]  Thomas Toifl,et al.  A 16 Gb/s 3.7 mW/Gb/s 8-Tap DFE Receiver and Baud-Rate CDR With 31 kppm Tracking Bandwidth , 2014, IEEE Journal of Solid-State Circuits.

[8]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[9]  Keshab K. Parhi.  Design of multigigabit multiplexer-loop-based decision feedback equalizers , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Bryan Casper,et al.  Clocking Analysis, Implementation and Measurement Techniques for High-Speed Data Links—A Tutorial , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Yusuf Leblebici,et al.  A 64-Gb/s 1.4-pJ/b NRZ Optical Receiver Data-Path in 14-nm CMOS FinFET , 2017, IEEE Journal of Solid-State Circuits.

[12]  Mounir Meghelli,et al.  A 16-Gb/s backplane transceiver with 12-tap current integrating DFE and dynamic adaptation of voltage offset and timing drifts in 45-nm SOI CMOS technology , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).