A fast-locking harmonic-free digital DLL for DDR3 and DDR4 SDRAMs

A new digital delay-locked loop (DLL) for DDR3/DDR4 SDRAM is presented. The proposed digital DLL employs a new noisetolerant triple (MSB-interval + binary + sequential) search algorithm for implementing a harmonic-free, fast-locking capability while retaining low jitter, low power performance, and a wide operating frequency range. The proposed DLL with duty-cycle correction is designed using a 38-nm CMOS process and occupies an active area of just 0.02mm2. The DLL operates over a frequency range of 0.3–2.0GHz and achieves a peak-to-peak jitter of 7.78 ps and dissipates 3.48mW from a 1.1V supply at 1GHz.

[1]  Seong-Ook Jung,et al.  Process Variation Tolerant All-Digital 90° Phase Shift DLL for DDR3 Interface. , 2012 .

[2]  Hongyi Chen,et al.  An Implementation of Fast-Locking and Wide-Range 11-bit Reversible SAR DLL , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Rong-Jyi Yang,et al.  Designing a SAR-Based All-Digital Delay-Locked Loop With Constant Acquisition Cycles Using a Resettable Delay Line , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Young Choi,et al.  A 1.2V 30nm 3.2Gb/s/pin 4Gb DDR4 SDRAM with dual-error detection and PVT-tolerant data-fetch scheme , 2012, 2012 IEEE International Solid-State Circuits Conference.

[5]  Sangwoo Han,et al.  A High-Resolution Wide-Range Dual-Loop DLL Using a Hybrid Search Algorithm , 2012 .

[6]  Seong-Ook Jung,et al.  Process Variation Tolerant All-Digital 90$^{\circ}$ Phase Shift DLL for DDR3 Interface , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Byungsub Kim,et al.  A Delay Locked Loop With a Feedback Edge Combiner of Duty-Cycle Corrector With a 20%–80% Input Duty Cycle for SDRAMs , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Shen-Iuan Liu,et al.  Clock-deskew buffer using a SAR-controlled delay-locked loop , 2000, IEEE Journal of Solid-State Circuits.

[9]  Shen-Iuan Liu,et al.  A 40–550 MHz Harmonic-Free All-Digital Delay-Locked Loop Using a Variable SAR Algorithm , 2007, IEEE Journal of Solid-State Circuits.

[10]  Taejin Kim,et al.  A 0.1–1.5 GHz all-digital phase inversion delay-locked loop , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[11]  Young-Jin Jeon,et al.  A 66-333-MHz 12-mW register-controlled DLL with a single delay line and adaptive-duty-cycle clock dividers for production DDR SDRAMs , 2004, IEEE Journal of Solid-State Circuits.

[12]  Dong-Hoon Jung,et al.  All-Digital Fast-Locking Delay-Locked Loop Using a Cyclic-Locking Loop for DRAM , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Jung-Hwan Choi,et al.  17.7 A digital DLL with hybrid DCC using 2-step duty error extraction and 180° phase aligner for 2.67Gb/S/pin 16Gb 4-H stack DDR4 SDRAM with TSVs , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.