On-Chip Cache Device Scaling Limits and Effective Fault Repair Techniques in Future Nanoscale Technology
暂无分享,去创建一个
[1] Kaushik Roy,et al. Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] Lorena Anghel,et al. A memory built-in self-repair for high defect densities based on error polarities , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.
[3] L. Joiner,et al. Decoding binary BCH codes , 1995, Proceedings IEEE Southeastcon '95. Visualize the Future.
[4] Kunle Olukotun,et al. Niagara: a 32-way multithreaded Sparc processor , 2005, IEEE Micro.
[5] A. J. KleinOsowski,et al. The NanoBox project: exploring fabrics of self-correcting logic blocks for high defect rate molecular device technologies , 2004, IEEE Computer Society Annual Symposium on VLSI.
[6] Mark D. Hill,et al. Performance Implications of Tolerating Cache Faults , 1993, IEEE Trans. Computers.
[7] James F. Frenzel,et al. Defect-tolerant cache memory design , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.
[8] Kevin Reick,et al. Power4 System Design for High Reliability , 2002, IEEE Micro.