ATHENa - Automated Tool for Hardware EvaluatioN: Toward Fair and Comprehensive Benchmarking of Cryptographic Hardware Using FPGAs
暂无分享,去创建一个
Kris Gaj | Jens-Peter Kaps | Ekawat Homsirikamol | Marcin Rogawski | Venkata Amirineni | Benjamin Y. Brewster | K. Gaj | M. Rogawski | J. Kaps | Venkata Amirineni | Ekawat Homsirikamol | Benjamin Y. Brewster
[1] Saar Drimer,et al. Security for volatile FPGAs , 2009 .
[2] Kris Gaj,et al. Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard Using Field Programmable Gate Arrays , 2001, CT-RSA.
[3] Matthew J. B. Robshaw,et al. New Stream Cipher Designs: The eSTREAM Finalists , 2008 .
[4] Elaine B. Barker,et al. Report on the Development of the Advanced Encryption Standard (AES) , 2001, Journal of research of the National Institute of Standards and Technology.
[5] Stamatis Vassiliadis,et al. Cost-Efficient SHA Hardware Accelerators , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.