Intel's move towards the SoC paradigm comes with a compelling requirement for shorter time-to-market. To address that, we need to make both pre and post silicon validation more efficient. In this paper we focus on post-si functional validation, which consumes an increasing share of the overall product development timeline. We present a coherent Pre-to-Post workflow that aims to improve productivity of post-si validation and debug by proper investment in design for debug / validation (DFx) and in test development during pre-si stages. In this workflow, a central transactions and events definition repository serves as the backbone across pre-Si and post-Si activities. The transaction spec guides DFx work in pre-Si as well as test suite preparation in order to make the post-Si validation work productive. Usage of micro-architectural events and transactions raises the level of abstraction, and can help in getting better productivy, manageability, reusability, and less error prone Post-Si validation work.
[1]
Sanjit A. Seshia,et al.
Post-silicon validation opportunities, challenges and recent advances
,
2010,
Design Automation Conference.
[2]
Nagib Hakim,et al.
Post-silicon validation challenges: How EDA and academia can help
,
2010,
Design Automation Conference.
[3]
Gérard Memmi,et al.
A reconfigurable design-for-debug infrastructure for SoCs
,
2006,
2006 43rd ACM/IEEE Design Automation Conference.
[4]
Nicola Nicolici,et al.
Design-for-debug for post-silicon validation: Can high-level descriptions help?
,
2009,
2009 IEEE International High Level Design Validation and Test Workshop.
[5]
Tommy Bojan,et al.
Functional coverage measurements and results in post-Silicon validation of Core™2 duo family
,
2007,
2007 IEEE International High Level Design Validation and Test Workshop.