Multi-application mapping algorithm for Network-on-Chip platforms

Multi- and many-core architectures have become the mainstream computing platforms for implementing Systems-on-Chip (SoC). To efficiently utilize the abundant processing resources on future many-core Network-on-Chip (NoC) platforms, the design focus should shift from single-application to multi-application scenarios. In this paper, we propose a multiple application mapping algorithm which maps multiple applications simultaneously onto different regions on the NoC. By optimizing the placement of both applications and tasks, the algorithm aims at shortening the average communication distance which in turn achieves lower network latency and energy consumption for a set of applications. The experimental results show that, compared to the random mapping, the proposed algorithm achieves 59% and 58% reductions of average network delay and energy consumption respectively.

[1]  Samuel Williams,et al.  The Landscape of Parallel Computing Research: A View from Berkeley , 2006 .

[2]  Henry Hoffmann,et al.  On-Chip Interconnection Architecture of the Tile Processor , 2007, IEEE Micro.

[3]  S. Borkar,et al.  An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[4]  Majid Sarrafzadeh,et al.  Fast Template Placement for Reconfigurable Computing Systems , 2000, IEEE Des. Test Comput..

[5]  Kees van Berkel,et al.  Multi-core for mobile phones , 2009, DATE.

[6]  Fredrik Larsson,et al.  Simics: A Full System Simulation Platform , 2002, Computer.

[7]  Anoop Gupta,et al.  The SPLASH-2 programs: characterization and methodological considerations , 1995, ISCA.

[8]  Radu Marculescu,et al.  Energy- and performance-aware mapping for regular NoC architectures , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Fernando Gehm Moraes,et al.  Evaluation of Algorithms for Low Energy Mapping onto NoCs , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[10]  Thomas Canhao Xu,et al.  Tree-model based mapping for energy-efficient and low-latency Network-on-Chip , 2010, 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[11]  Kai Li,et al.  The PARSEC benchmark suite: Characterization and architectural implications , 2008, 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT).

[12]  Srinivasan Murali,et al.  Mapping and configuration methods for multi-use-case networks on chips , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[13]  Srinivasan Murali,et al.  A Methodology for Mapping Multiple Use-Cases onto Networks on Chips , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[14]  Shashi Kumar,et al.  A two-step genetic algorithm for mapping task graphs to a network on chip architecture , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..