Chip scale packaging for memory devices

A low cost, high reliability chip scale package has been developed for memory devices. The developed CSP can be applied to center pad type devices such as DRAM and to peripheral pad type devices such as SRAM and Flash. Reliability and high volume productivity are the main technological challenges that have to be overcome for chip scale packaging. This paper unveils Hitachi's original CSP concept and shows how our CSP overcomes these challenges.

[1]  G. Murakami,et al.  Packaging technology of thin, high density and high speed devices , 1991 .

[2]  C. Bowen,et al.  New composite organic dielectric for high performance flip chip single chip packages , 1997, 1997 Proceedings 47th Electronic Components and Technology Conference.

[3]  T. Saitoh,et al.  Development of chip scale packages (CSP) for center pad devices , 1997, 1997 Proceedings 47th Electronic Components and Technology Conference.

[4]  Yasuhisa Yamaji,et al.  Development of highly reliable CSP , 1997, 1997 Proceedings 47th Electronic Components and Technology Conference.

[5]  W. C. Ward,et al.  Volume production of unique plastic surface-mount modules for the IBM 80-ns 1-Mbit DRAM chip by area wire bond techniques , 1988, 38th Electronics Components Conference 1988., Proceedings..

[6]  Y. C. Teo,et al.  Low cost chip-scale package , 1997, 1997 Proceedings 47th Electronic Components and Technology Conference.

[7]  K. Kata,et al.  Simple-structure, generally applicable chip-scale package , 1995, 1995 Proceedings. 45th Electronic Components and Technology Conference.