Low-leakage and low-power implementation of high-speed 65nm logic gates

In this paper, we propose novel transmission-gate-based (TG-based) AND gates, TG-based OR gates, and pass-transistor logic gates that have new structures and have lower transistor counts than those proposed by other authors. All our proposed gates operate in full swing and have less leakage currents, less dynamic power consumption, and shorter delays than conventional CMOS gates. Compared with the conventional 65 nm CMOS gates, our proposed 65 nm gates can improve leakage currents, dynamic power consumption, and propagation delays by averages of 29.5%, 15.3%, and 30.3%, respectively. Logic synthesizers can use our proposed gates to facilitate power reduction. The experimental results show that Power Compiler can further reduce the leakage current and dynamic power up to 35.0% and 20.0%, respectively, when the standard cell library used by Power Compiler contains our proposed gates.

[1]  Lawrence T. Clark,et al.  Managing standby and active mode leakage power in deep sub-micron design , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[2]  N. Ranganathan,et al.  LECTOR: a technique for leakage reduction in CMOS circuits , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Vojin G. Oklobdzija,et al.  General method in synthesis of pass-transistor circuits , 2000 .

[4]  Sachin S. Sapatnekar,et al.  Standby power optimization via transistor sizing and dual threshold voltage assignment , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..

[5]  Yu Cao,et al.  Statistical leakage minimization through joint selection of gate sizes, gate lengths and threshold voltage , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[6]  Massoud Pedram,et al.  Low-power Fanout Optimization Using MTCMOS and Multi-Vt Techniques , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.

[7]  Bing J. Sheu,et al.  BSIM: Berkeley short-channel IGFET model for MOS transistors , 1987 .

[8]  Mohamed I. Elmasry,et al.  A Timing-Driven Algorithm for Leakage Reduction in MTCMOS FPGAs , 2007, 2007 Asia and South Pacific Design Automation Conference.

[9]  Rajendran Panda,et al.  Duet: an accurate leakage estimation and optimization tool for dual-Vt circuits , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[10]  A.P. Chandrakasan,et al.  A leakage reduction methodology for distributed MTCMOS , 2004, IEEE Journal of Solid-State Circuits.

[11]  V.G. Oklobdzija,et al.  General method in synthesis of pass-transistor circuits , 2000, 2000 22nd International Conference on Microelectronics. Proceedings (Cat. No.00TH8400).

[12]  Yici Cai,et al.  A novel low-power physical design methodology for MTCMOS , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[13]  Peng Li,et al.  Statistical Leakage Power Minimization Using Fast Equi-Slack Shell Based Optimization , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[14]  V.G. Oklobdzija,et al.  Pass-transistor dual value logic for low-power CMOS , 1995, 1995 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers.

[15]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[16]  A. Devgan,et al.  Efficient techniques for gate leakage estimation , 2003, Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03..