An efficient pass-transistor-logic synthesizer using multiplexers and inverters only

An efficient logic synthesis based on pass-transistor logic (PTL) is developed. Instead of using a static CMOS cell library, which usually contains hundreds of different cells, the PTL synthesizer uses only two types of cells: 2-to-1 multiplexers (MUX) and inverters. The PTL synthesizer first employs the Synopsys design compiler (DC) to perform logic translation and minimization for the input HDL descriptions. Then, the PTL-based technology mapping performs area optimization and driving strength selection considering the user's area and/or speed requirements. Experiments show that our synthesizer generates results with better area and/or speed performance compared to previous approaches with CMOS or other PTL cell libraries.

[1]  Takayasu Sakurai,et al.  A swing restored pass-transistor logic-based multiply and accumulate circuit for multimedia applications , 1996, IEEE J. Solid State Circuits.

[2]  Luca Benini,et al.  Decision Diagrams and Pass Transistor Logic Synthesis , 1997 .

[3]  Kazuo Yano,et al.  A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[4]  Adnan Aziz,et al.  Area-oriented synthesis for pass-transistor logic , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[5]  Bernd Becker,et al.  On the generation of multiplexer circuits for pass transistor logic , 2000, DATE '00.

[6]  Yasuhiko Sasaki,et al.  Top-down pass-transistor logic design , 1996, IEEE J. Solid State Circuits.

[7]  Adnan Aziz,et al.  Performance driven synthesis for pass-transistor logic , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[8]  Makoto Suzuki,et al.  A 1.5-ns 32-b CMOS ALU in double pass-transistor logic , 1993 .

[9]  A. Richard Newton,et al.  Logic synthesis for large pass transistor circuits , 1997, ICCAD 1997.