A high-precision hardware-efficient radix-2k FFT processor for SAR imaging system

This paper presents a high-precision, hardware-efficient FFT processor for an on-board SAR (synthetic aperture radar) imaging system. To meet the high resolution imaging and big data granularity processing requirements, a radix-2k mixed FFT algorithm is proposed. The mixed radix FFT algorithm reduces the number of complex multiplication and the size of twiddle factor memory. To further reduce hardware resource and improve FFT precision, sufficient fixed-point simulation is performed for the fixedpoint FFT processor design. As a proof of concept, a 32768-point fixed-point processor is implemented on XC6VCX240T FPGA platform. The proposed pipelined FFT processor achieves a signal-to-quantization noise ratio (SQNR) of 47.3 dB at 18-bit internal wordlength. Compared with Xilinx FFT v7.1 IP core, the results demonstrate that our design saves at least 11% memory and 57% arithmetic elements.

[1]  Preeti Ranjan Panda,et al.  SystemC - a modeling platform supporting multiple design abstractions , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).

[2]  Yi Deng,et al.  Simplified addressing scheme for mixed radix FFT algorithms , 2014, 2014 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP).

[3]  Jesús Grajal,et al.  Pipelined Radix-$2^{k}$ Feedforward FFT Architectures , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Yan,et al.  On Finite Word Length Computing Error of Fixed-Point SAR Imaging Processing , 2014 .

[5]  Shousheng He,et al.  Design and implementation of a 1024-point pipeline FFT processor , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[6]  Xiaoyang Zeng,et al.  A 128/256-point pipeline FFT/IFFT processor for MIMO OFDM system IEEE 802.16e , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[7]  Dejan Markovic,et al.  Power and Area Minimization of Reconfigurable FFT Processors: A 3GPP-LTE Example , 2012, IEEE Journal of Solid-State Circuits.

[8]  Yi Deng,et al.  New quantization error assessment methodology for fixed-point pipeline FFT processor design , 2014, 2014 27th IEEE International System-on-Chip Conference (SOCC).

[9]  A. Oppenheim,et al.  Effects of finite register length in digital filtering and the fast Fourier transform , 1972 .

[10]  J. F. Sevillano,et al.  Radix $r^{k} $ FFTs: Matricial Representation and SDC/SDF Pipeline Implementation , 2009, IEEE Transactions on Signal Processing.

[11]  Chen-Yi Lee,et al.  An Indexed-Scaling Pipelined FFT Processor for OFDM-Based WPAN Applications , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.