Design Verification of an Embedded Processor: From Error Model to Test Method
暂无分享,去创建一个
Yang Zhao | Tao Lv | Xiaowei Li | Huawei Li
[1] Tao Lv,et al. An Observability Branch Coverage Metric Based on Dynamic Factored Use-Define Chains , 2006, 2006 15th Asian Test Symposium.
[2] K. N. King,et al. A fortran language system for mutation‐based software testing , 1991, Softw. Pract. Exp..
[3] Tao Lv,et al. Low power processor design for wireless sensor network applications , 2005, Proceedings. 2005 International Conference on Wireless Communications, Networking and Mobile Computing, 2005..
[4] H. Al-Asaad,et al. Design verification via simulation and automatic test pattern generation , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[5] M. Kantrowitz,et al. I'm done simulating; now what? Verification coverage analysis and correctness checking of the DECchip 21164 Alpha microprocessor , 1996, 33rd Design Automation Conference Proceedings, 1996.
[6] Michael Kantrowitz,et al. I'm done simulating; now what? Verification coverage analysis and correctness checking of the DEC chip 21164 Alpha microprocessor , 1996, DAC '96.
[7] Samir Palnitkar. Design Verification with e , 2003 .
[8] James R. Armstrong,et al. A Heuristic Chip-Level Test Generation Algorithm , 1986, 23rd ACM/IEEE Design Automation Conference.
[9] Chantal Robach,et al. From specification validation to hardware testing: a unified method , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[10] John P. Hayes,et al. High-level design verification of microprocessors via error modeling , 1998, TODE.
[11] Kurt Keutzer,et al. OCCOM: efficient computation of observability-based code coverage metrics for functional verification , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[12] John P. Hayes,et al. Design verification via simulation and automatic test pattern generation , 1995, ICCAD.