Measurement Uncertainty of Precise Interpolating Time Counters

This paper presents a comprehensive analysis of measurement uncertainty of a wide class of precise time interval counters based on the most common two-stage time interpolation method. All nonnegligible sources of errors are discussed, including the quantization process, nonlinearity of time interpolators, timing jitter induced by elements of signal paths as well as inherent jitter of input pulses, and reference clock signal. A formula of the total measurement uncertainty and several design suggestions aiming at improving the time counter accuracy and precision is provided.

[1]  Robert B. Staszewski,et al.  14.5 A 1.22ps integrated-jitter 0.25-to-4GHz fractional-N ADPLL in 16nm FinFET CM0S , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[2]  Shubin Liu,et al.  The 10-ps Multitime Measurements Averaging TDC Implemented in an FPGA , 2011, IEEE Transactions on Nuclear Science.

[3]  Pawel Kwiatkowski,et al.  An Eight-Channel 4.5-ps Precision Timestamps-Based Time Interval Counter in FPGA Chip , 2016, IEEE Transactions on Instrumentation and Measurement.

[4]  Jaehong Park,et al.  20 ps resolution time-to-digital converter for digital storage oscilloscopes , 1998, 1998 IEEE Nuclear Science Symposium Conference Record. 1998 IEEE Nuclear Science Symposium and Medical Imaging Conference (Cat. No.98CH36255).

[5]  Juha Kostamovaara,et al.  A Multichannel High-Precision CMOS Time-to-Digital Converter for Laser-Scanner-Based Perception Systems , 2012, IEEE Transactions on Instrumentation and Measurement.

[6]  Ryszard Szplet.  Time-to-Digital Converters , 2014 .

[7]  Timo Rahkonen,et al.  A CMOS Time-to-Digital Converter (TDC) Based On a Cyclic Time Domain Successive Approximation Interpolation Method , 2009, IEEE Journal of Solid-State Circuits.

[8]  Marcin Kowalski,et al.  An optical method for the time-to-digital converters characterization , 2015, 2015 17th International Conference on Transparent Optical Networks (ICTON).

[9]  Infotech Oulu.  AN INTEGRATED CMOS HIGH PRECISION TIME-TO-DIGITAL CONVERTER BASED ON STABILISED THREE-STAGE DELAY LINE INTERPOLATION , 2004 .

[10]  R. Nutt.  Digital Time Intervalometer , 1968 .

[11]  Ryszard Szplet,et al.  A 2.9 ps equivalent resolution interpolating time counter based on multiple independent coding lines , 2013 .

[12]  Juha Kostamovaara,et al.  Oscillator Instability Effects in Time Interval Measurement , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  M. Bertolaccini,et al.  Differential linearity testing and precision calibration of multichannel time sorters , 1970 .

[14]  Ryszard Szplet,et al.  Quantization error in precision time counters , 2015 .

[15]  Jinyuan Wu,et al.  The 10-ps wave union TDC: Improving FPGA TDC resolution beyond its cell delay , 2008, 2008 IEEE Nuclear Science Symposium Conference Record.

[16]  Juha Kostamovaara,et al.  A TDC-based 4×128 CMOS SPAD array for time-gated Raman spectroscopy , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[17]  J. Kostamovaara,et al.  A CMOS time-to-digital converter with better than 10 ps single-shot precision , 2006, IEEE Journal of Solid-State Circuits.

[18]  R. Pełka,et al.  A 7.5 ps single-shot precision integrated time counter with segmented delay line. , 2014, The Review of scientific instruments.

[19]  Ryszard Szplet,et al.  Permanently calibrated interpolating time counter , 2015 .

[20]  J. Kalisz,et al.  Nonlinearity correction of the integrated time-to-digital converter with direct coding , 1996, Proceedings of 20th Biennial Conference on Precision Electromagnetic Measurements.

[21]  K. Karadamoglou,et al.  An 11-bit high-resolution and adjustable-range CMOS time-to-digital converter for space science instruments , 2004, IEEE Journal of Solid-State Circuits.

[22]  Sayfe Kiaei,et al.  Design, Modeling and Testing of Data Converters , 2014 .

[23]  Luca Fanucci,et al.  On the differential nonlinearity of time-to-digital converters based on delay-locked-loop delay lines , 2001 .

[24]  Dominik Sondej,et al.  High-Precision Time Digitizer Based on Multiedge Coding in Independent Coding Lines , 2016, IEEE Transactions on Instrumentation and Measurement.

[25]  K. Karadamoglou,et al.  A 32 bit, high resolution, asynchronous time to digital converter for space instruments , 2004, 2004 IEEE Aerospace Conference Proceedings (IEEE Cat. No.04TH8720).

[26]  J. M. Rochelle,et al.  A 100-ps time-resolution CMOS time-to-digital converter for positron emission tomography imaging applications , 2004, IEEE Journal of Solid-State Circuits.

[27]  R.B. Staszewski,et al.  TDC-based frequency synthesizer for wireless applications , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.