Critical issues of wafer level chip scale package (WLCSP) with emphasis on cost analysis and solder joint reliability

Some of the critical issues of wafer level chip scale package (WLCSP) are mentioned and discussed in this investigation. Emphasis is placed on the cost analysis of WLCSP through the, important parameters such as wafer-level redistribution, wafer-bumping, and wafer-level underfilling. Useful and simple equations in terms of these parameters are also provided. Furthermore, the effects of microvia build-up layer on the solder joint reliability of WLCSP on printed circuit board (PCB) through the creep responses such as the deformation, hysteresis loops, and stress and strain are presented. Only solder-bumped with pad-redistribution WLCSPs are considered in this study.

[1]  D.C. O'Brien,et al.  Fabrication of wafer level chip scale packaging for optoelectronic devices , 1999, 1999 Proceedings. 49th Electronic Components and Technology Conference (Cat. No.99CH36299).

[2]  Sa-Yoon Kang,et al.  Optimal structure of wafer level package for the electrical performance , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[3]  N. Kelkar,et al.  A manufacturing perspective of wafer level CSP , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[4]  P. Garrou,et al.  Wafer level chip scale packaging (WL-CSP): an overview , 2000, ECTC 2000.

[5]  Recent advances on a wafer-level flip chip packaging process , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[6]  J. H. Lau,et al.  Solder Joint Reliability of Wafer Level Chip Scale Packages (WLCSP): A Time-Temperature-Dependent Creep Analysis , 2000 .

[7]  John H. Lau,et al.  Chip on Board: Technologies for Multichip Modules , 1995 .

[8]  J. Lau,et al.  Thermal Stress and Strain in Microelectronics Packaging , 1993 .

[9]  Herbert Reichl,et al.  Board level reliability of a waferlevel CSP using stacked solder spheres and a solder support structure (S/sup 3/) , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[10]  John H. Lau,et al.  Nonlinear fracture mechanics analysis of wafer level chip scale package solder joints with cracks , 2000 .

[12]  Thomas Oppert,et al.  Wafer level CSP using low cost electroless redistribution layer , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[13]  A.R. Mirza.  One micron precision, wafer-level aligned bonding for interconnect, MEMS and packaging applications , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[14]  H. Reichl,et al.  Fab Integrated Packaging (FIP): a new concept for high reliability wafer-level chip size packaging , 2000, 2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070).

[15]  J. Lau,et al.  Creep behaviors of flip chip on board with 96.5Sn-3.5Ag and 100In lead-free solder joints , 2000 .

[16]  John H. Lau,et al.  Solder joint crack propagation analysis of wafer-level chip scale package on printed circuit board assemblies , 2001 .