A symmetric CMOS NOR gate for high-speed applications

A novel CMOS n-input NOR gate is proposed, having n parallel NMOS pull-downs to V/sub ss/ and n parallel PMOS pull-ups to V/sub cc/. The structure, which consumes DC power, is approximately twice as fast as a conventional full-CMOS NOR gate, and is slightly faster than a CMOS inverter. For gates with small fan-in (n >

[1]  S. T. Flannagan,et al.  Synchronization reliability in CMOS technology , 1985 .

[2]  K. Suganuma,et al.  A CMOS/SOS multiplier , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  M. Nemes,et al.  Driving large capacitance in MOS LIS systems , 1984 .

[4]  Jun Iwamura,et al.  A high speed and low power CMOS/SOS multiplier-accumulator , 1983 .