64-QAM 60-GHz CMOS Transceivers for IEEE 802.11ad/ay

This paper presents 64-quadrature amplitude modulation (QAM) 60-GHz CMOS transceivers with four-channel bonding capability, which can be categorized into a one-stream transceiver and a two-stream frequency-interleaved (FI) transceiver. The transceivers are both fabricated in a standard 65-nm CMOS technology. For the proposed one-stream transceiver, the TX-to-RX error vector magnitude (EVM) is less than −23.9 dB for 64-QAM wireless communication in all four channels defined in the IEEE 802.11ad/WiGig. The maximum communication distance with the full rate can reach 0.13 m for 64 QAM, 0.8 m for 16 QAM, and 2.6 m for QPSK using 14-dBi horn antennas. A data rate of 28.16 Gb/s is achieved in 16 QAM by four-channel bonding. The transmitter, receiver, and phase-locked loop consume 186, 155, and 64 mW, respectively. The core area of the transceiver is 3.9 mm2. For the proposed two-stream FI transceiver, four-channel bonding in 64 QAM is realized with a data rate of 42.24 Gb/s and an EVM of less than −23 dB. The front end consumes 544 mW in transmitting mode and 432 mW in receiving mode from a 1.2-V supply. The core area of the transceiver is 7.2 mm2.

[1]  Kenichi Maruhashi,et al.  TX and RX Front-Ends for 60GHz Band in 90nm Standard Bulk CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[2]  Koichiro Tanaka,et al.  A fully integrated 60GHz CMOS transceiver chipset based on WiGig/IEEE802.11ad with built-in self calibration for mobile applications , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  Koji Takinami,et al.  A PVT-variation tolerant fully integrated 60 GHz transceiver for IEEE 802.11ad , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[4]  Thomas Toifl,et al.  A 28-Gb/s 4-Tap FFE/15-Tap DFE Serial Link Transceiver in 32-nm SOI CMOS Technology , 2012, IEEE Journal of Solid-State Circuits.

[5]  Kenichi Okada,et al.  A digitally-calibrated 20-Gb/s 60-GHz direct-conversion transceiver in 65-nm CMOS , 2013, 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[6]  K.C. Lee,et al.  Prediction of error vector magnitude using AM/AM, AM/PM distortion of RF power amplifier for high order modulation OFDM system , 2005, IEEE MTT-S International Microwave Symposium Digest, 2005..

[7]  Win Chaivipas,et al.  A 60GHz 16QAM/8PSK/QPSK/BPSK direct-conversion transceiver for IEEE 802.15.3c , 2011, 2011 IEEE International Solid-State Circuits Conference.

[8]  Dale F. Dubbert,et al.  Quadrature Mixer LO Leakage Suppression Through Quadrature DC Bias , 2002 .

[9]  Laurent Dussopt,et al.  A 65-nm CMOS Fully Integrated Transceiver Module for 60-GHz Wireless HD Applications , 2011, IEEE Journal of Solid-State Circuits.

[10]  Kenichi Okada.  A 60GHz 16QAM/8PSK/QPSK/BPSK direct-conversion transceiver , 2011, 2011 9th IEEE International Conference on ASIC.

[11]  Koichiro Tanaka,et al.  A Fully Integrated 60-GHz CMOS Transceiver Chipset Based on WiGig/IEEE 802.11ad With Built-In Self Calibration for Mobile Usage , 2013, IEEE Journal of Solid-State Circuits.

[12]  Kenichi Okada,et al.  WSK: 60GHz WiGig Frequency Synthesizer Using Injection Locked Oscillator , 2014 .

[13]  Hyung Seok Kim,et al.  A 2.4GHz WLAN transceiver with fully-integrated highly-linear 1.8V 28.4dBm PA, 34dBm T/R switch, 240MS/s DAC, 320MS/s ADC, and DPLL in 32nm SoC CMOS , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[14]  Caroline Andrews,et al.  A passive-mixer-first receiver with baseband-controlled RF impedance matching, ≪ 6dB NF, and ≫ 27dBm wideband IIP3 , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[15]  Kenichi Okada,et al.  13.6 A 42Gb/s 60GHz CMOS transceiver for IEEE 802.11ay , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[16]  Eric A. M. Klumperink,et al.  A 0.2-to-2.0GHz 65nm CMOS receiver without LNA achieving ≫11dBm IIP3 and ≪6.5 dB NF , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[17]  Tatsuya Hirose,et al.  60 and 77GHz Power Amplifiers in Standard 90nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[18]  Kenichi Okada,et al.  Full Four-Channel 6.3-Gb/s 60-GHz CMOS Transceiver With Low-Power Analog and Digital Baseband Circuitry , 2013, IEEE Journal of Solid-State Circuits.

[19]  Alyosha C. Molnar,et al.  Implications of Passive Mixer Transparency for Impedance Matching and Noise Figure in Passive Mixer-First Receivers , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  S. Gambini,et al.  A 90 nm CMOS Low-Power 60 GHz Transceiver With Integrated Baseband Circuitry , 2009, IEEE Journal of Solid-State Circuits.

[21]  James Parker,et al.  A 60GHz CMOS phased-array transceiver pair for multi-Gb/s wireless communications , 2011, 2011 IEEE International Solid-State Circuits Conference.

[22]  Sandipan Kundu,et al.  A 1.2 V 2.64 GS/s 8 bit 39 mW Skew-Tolerant Time-interleaved SAR ADC in 40 nm Digital LP CMOS for 60 GHz WLAN , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[23]  Steven Brebels,et al.  A low-power radio chipset in 40nm LP CMOS with beamforming for 60GHz high-data-rate wireless communication , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[24]  John R. Long,et al.  A 60-GHz Band 2$\,\times\,$2 Phased-Array Transmitter in 65-nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[25]  Maryam Rofougaran,et al.  A 16TX/16RX 60 GHz 802.11ad Chipset With Single Coaxial Interface and Polarization Diversity , 2014, IEEE Journal of Solid-State Circuits.

[26]  Kenichi Okada,et al.  3 A 64-QAM 60 GHz CMOS Transceiver with 4-Channel Bonding , 2013 .

[27]  Kenichi Okada,et al.  A Low-Power Low-Noise mm-Wave Subsampling PLL Using Dual-Step-Mixing ILFD and Tail-Coupling Quadrature Injection-Locked Oscillator for IEEE 802.11ad , 2016, IEEE Journal of Solid-State Circuits.

[28]  Kondo Satoshi,et al.  A 128-QAM 60GHz CMOS Transceiver for IEEE802.11ay with Calibration of LO Feedthrough and I/Q Imbalance , 2017 .

[29]  Tong Wang,et al.  A 2-Gb/s Throughput CMOS Transceiver Chipset With In-Package Antenna for 60-GHz Short-Range Wireless Communication , 2012, IEEE Journal of Solid-State Circuits.

[30]  Patrick Reynaert,et al.  A 40 nm CMOS E-Band Transmitter With Compact and Symmetrical Layout Floor-Plans , 2015, IEEE Journal of Solid-State Circuits.

[31]  Liang Wu,et al.  A 4-Path 42.8-to-49.5 GHz LO Generation With Automatic Phase Tuning for 60 GHz Phased-Array Receivers , 2013, IEEE Journal of Solid-State Circuits.

[32]  Ramón González Carvajal,et al.  The flipped voltage follower: a useful cell for low-voltage low-power circuit design , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[33]  Kenichi Okada,et al.  A full 4-channel 60 GHz direct-conversion transceiver , 2013, 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC).