20% System-performance Gain of 3D Charge-trap TLC NAND Flash over 2D Floating-gate MLC NAND Flash for SCM/NAND Flash Hybrid SSD

This paper analyzes the system-level performance of Storage Class Memory (SCM) / NAND flash hybrid solid-state drive (SSD). Four types of NAND flash, 1) 3-dimentional (3D) charge-trap (CT) Triple-Level Cell (TLC) [1], 2) 3D floating-gate (FG) TLC [2], 3) 2-dimentional (2D) FG TLC, and 4) 2D FG Multi-Level Cell (MLC) NAND flash are compared for various applications. For both read-and write-intensive workloads, the low cost 3D CT TLC NAND flash realizes the best performance that is 20% higher than 2D FG MLC NAND flash. This result is very encouraging for NAND flash communities because the low cost high capacity TLC NAND flash can be used at many applications. Especially, low cost 3D CT TLC NAND flash can be extensively used at data centers that requires the high performance SSD, while in 2D FG NAND flash, high cost MLC NAND flash was necessary. The performance gain of 3D CT TLC NAND flash is obtained by the short read/write latency and the smaller write unit which is the word-lines, not the block. Disadvantage of 130% larger block size of 3D CT TLC NAND flash over 2D FG MLC NAND flash is overcome by storing frequently accessed hot data in SCM. On the other hand, in 3D FG TLC NAND flash, the large write unit (block) seriously degrades the performance by 54%. Thus, in 3D FG NAND flash, high cost MLC NAND flash is still necessary at data centers. Finally, this paper shows that in the future 3D CT TLC NAND flash, the stacked layers may increase from 48 to 512. Although the block size increases from 9.4 MBytes to 100 MBytes, the system-level performance of 3D CT TLC NAND flash-based SSD does not degraded by utilizing SCM.

[1]  Onur Mutlu,et al.  Program interference in MLC NAND flash memory: Characterization, modeling, and mitigation , 2013, ICCD.

[2]  Jongmoo Choi,et al.  VSSIM: Virtual machine based SSD simulator , 2013, 2013 IEEE 29th Symposium on Mass Storage Systems and Technologies (MSST).

[3]  Tomoko Ogura Iwasaki,et al.  Application Driven SCM and NAND Flash Hybrid SSD Design for Data-Centric Computing System , 2015, 2015 IEEE International Memory Workshop (IMW).

[4]  Yoshihiro Ueda,et al.  A 64Mb MRAM with clamped-reference and adequate-reference schemes , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[5]  Masahide Matsumoto,et al.  A 130.7mm2 2-layer 32Gb ReRAM memory device in 24nm technology , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[6]  Zhang Xiaohua,et al.  A 512Gb 3b/Cell Flash Memory on 64-Word-Line-Layer BiCS Technology , 2017 .

[7]  M. Momodomi,et al.  New ultra high density EPROM and flash EEPROM with NAND structure cell , 1987, 1987 International Electron Devices Meeting.

[8]  Hyunseok Lee,et al.  7.7 A 768Gb 3b/cell 3D-floating-gate NAND flash memory , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[9]  Young-Hyun Jun,et al.  A new 3-bit programming algorithm using SLC-to-TLC migration for 8MB/s high performance TLC NAND flash memory , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[10]  Ken Takeuchi,et al.  x11 performance increase, x6.9 endurance enhancement, 93% energy reduction of 3D TSV-integrated hybrid ReRAM/MLC NAND SSDs by data fragmentation suppression , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[11]  Qi Wang,et al.  A 20nm 1.8V 8Gb PRAM with 40MB/s program bandwidth , 2012, 2012 IEEE International Solid-State Circuits Conference.

[12]  Luca Crippa,et al.  Array Architectures for 3-D NAND Flash Memories , 2017, Proceedings of the IEEE.

[13]  Shinsugita-cho Isogo-ku,et al.  Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory , 2007 .

[14]  Ken Takeuchi,et al.  A multipage cell architecture for high-speed programming multilevel NAND flash memories , 1998, IEEE J. Solid State Circuits.