High-Voltage SOI SJ-LDMOS With a Nondepletion Compensation Layer

A new superjunction LDMOS on silicon-on-insulator (SOI) with a nondepletion compensation layer (NDCL) is proposed. The NDCL can be self-adaptive to provide additional charges for compensating the charge imbalance while eliminating the substrate-assisted depletion effect. In addition, the high-density oxide interface charges at the top surface of the buried oxide layer (BOX) enhance the electric field in the BOX and improve the vertical breakdown voltage (BV). Numerical simulation results indicate that a uniform surface electric field profile is obtained and that the vertical electric field in BOX is increased to 6 times106 V/cm, which results in a high BV of 300 V for the proposed device with the BOX thickness of 0.5 mum and drift length of 15 mum on a thin SOI substrate.

[1]  H.P.E. Xu,et al.  SJ-FINFET: A New Low Voltage Lateral Superjunction MOSFET , 2008, 2008 20th International Symposium on Power Semiconductor Devices and IC's.

[2]  Bo Zhang,et al.  A Novel 700-V SOI LDMOS With Double-Sided Trench , 2007, IEEE Electron Device Letters.

[3]  Akio Nakagawa,et al.  New 1200 V MOSFET structure on SOI with SIPOS shielding layer , 1998, Proceedings of the 10th International Symposium on Power Semiconductor Devices and ICs. ISPSD'98 (IEEE Cat. No.98CH36212).

[4]  Bo Zhang,et al.  Analysis of back-gate effect on breakdown behaviour of over 600V SOI LDMOS transistors , 2007 .

[5]  Baoxing Duan,et al.  New thin-film power MOSFETs with a buried oxide double step structure , 2006, IEEE Electron Device Letters.

[6]  Bo Zhang,et al.  New High-Voltage ( $>$ 1200 V) MOSFET With the Charge Trenches on Partial SOI , 2008, IEEE Transactions on Electron Devices.

[7]  C.A.T. Salama,et al.  New Superjunction LDMOST With N-Buffer Layer , 2006, IEEE Transactions on Electron Devices.

[8]  Holger Kapels,et al.  Dielectric charge traps. A new structure element for power devices , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).

[9]  Florin Udrea,et al.  Lateral unbalanced super junction (USJ)/3D-RESURF for high breakdown voltage on SOI , 2001, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216).

[10]  S.G. Nassif-Khalil,et al.  SJ/RESURF LDMOST , 2004, IEEE Transactions on Electron Devices.

[11]  Akio Nakagawa,et al.  Breakdown voltage enhancement for devices on thin silicon layer/silicon dioxide film , 1991 .

[12]  C.A.T. Salama,et al.  Super-junction LDMOST on a silicon-on-sapphire substrate , 2003 .

[13]  S. Mukherjee,et al.  Realization of high breakdown voltage (>700 V) in thin SOI devices , 1991, [1991] Proceedings of the 3rd International Symposium on Power Semiconductor Devices and ICs.