Verification of Asynchronous Circuits using Timed Automata

Abstract In this work we apply the timing verification tool OpenKronos, which is based on timed automata, to verify correctness of numerous asynchronous circuits. The desired behavior of these circuits is specified in terms of signal transition graphs (STG) and we check whether the synthesized circuits behave correctly under the assumption that the inputs satisfy the STG conventions and that the gate delays are bounded between two given numbers. Our results demonstrate the viability of the timed automaton approach for timing analysis of certain classes of circuits.

[1]  Amir Pnueli,et al.  On Discretization of Delays in Timed Automata and Digital Circuits , 1998, CONCUR.

[2]  Rajeev Alur,et al.  Timed Automata , 1999, CAV.

[3]  Robert K. Brayton,et al.  Verifying Abstractions of Timed Systems , 1996, CONCUR.

[4]  Rajeev Alur,et al.  A Theory of Timed Automata , 1994, Theor. Comput. Sci..

[5]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[6]  Tomohiro Yoneda,et al.  Timed trace theoretic verification using partial order reduction , 1999, Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[7]  Chris J. Myers.  Automatic abstraction for synthesis and verification of deterministic timed systems , 2000 .

[8]  Robert K. Brayton,et al.  Computing Delay with Coupling Using Timed Automata , 1997 .

[9]  Felice Balarin,et al.  Approximate reachability analysis of timed automata , 1996, 17th IEEE Real-Time Systems Symposium.

[10]  Frits W. Vaandrager,et al.  Lectures on Embedded Systems , 1996, Lecture Notes in Computer Science.

[11]  Chris J. Myers,et al.  Verification of Timed Systems Using POSETs , 1998, CAV.

[12]  Robert K. Brayton,et al.  A Timed Automaton-Based Method for Accurate Computation of Circuit Delay in the Presence of Cross-Talk , 1998 .

[13]  Thomas A. Henzinger,et al.  Hybrid systems III : verification and control , 1996 .

[14]  David L. Dill,et al.  Timing Assumptions and Verification of Finite-State Concurrent Systems , 1989, Automatic Verification Methods for Finite State Systems.

[15]  Ran Ginosar,et al.  Relative timing , 1999, Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[16]  Joseph Sifakis,et al.  Automatic Verification Methods for Finite State Systems , 1989, Lecture Notes in Computer Science.

[17]  O. Maler,et al.  Hardware timing verification using KRONOS , 1996, Proceedings of the Seventh Israeli Conference on Computer Systems and Software Engineering.

[18]  Stavros Tripakis,et al.  The Tool KRONOS , 1996, Hybrid Systems.

[19]  Amir Pnueli,et al.  Some Progress in the Symbolic Verification of Timed Automata , 1997, CAV.

[20]  Amir Pnueli,et al.  Timing analysis of asynchronous circuits using timed automata , 1995, CHARME.

[21]  Stavros Tripakis,et al.  Efficient Verification of Timed Automata Using Dense and Discrete Time Semantics , 1999, CHARME.

[22]  Stavros Tripakis,et al.  Kronos: A Model-Checking Tool for Real-Time Systems , 1998, CAV.

[23]  Charles Rattray,et al.  Theories and Experiences for Real-Time System Development , 1995 .

[24]  Teresa H. Y. Meng,et al.  Synthesis of Timed Asynchronous CircuitsChris , 1993 .

[25]  Steven M. BurnsDepartment.  Eecient Timing Analysis of a Class of Petri Nets ? , 1995 .

[26]  Luciano Lavagno,et al.  Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers (Special Issue on Asynchronous Circuit and System Design) , 1997 .

[27]  David L. Dill,et al.  Approximations for verifying timing properties , 1994 .

[28]  Robert K. Brayton,et al.  STARI: A Case Study in Compositional and Hierarchical Timing Verification , 1997, CAV.

[29]  Stavros Tripakis,et al.  KRONOS: A Model-Checking Tool for Real-Time Systems (Tool-Presentation for FTRTFT '98) , 1998, FTRTFT.

[30]  Peter A. Beerel,et al.  Relative timing based verification of timed circuits and systems , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.

[31]  Michael Kishinevsky,et al.  Concurrent hardware : the theory and practice of self-timed design , 1993 .

[32]  Steven M. Burns,et al.  Efficient Timing Analysis of a Class of Petri Nets , 1995, CAV.

[33]  Wang Yi,et al.  Uppaal in a nutshell , 1997, International Journal on Software Tools for Technology Transfer.

[34]  M. Diaz,et al.  Modeling and Verification of Time Dependent Systems Using Time Petri Nets , 1991, IEEE Trans. Software Eng..

[35]  Jordi Cortadella,et al.  Formal verification of safety properties in timed circuits , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[36]  Sergio Yovine,et al.  Model Checking Timed Automata , 1996, European Educational Forum: School on Embedded Systems.

[37]  Stephen H. Unger,et al.  Asynchronous sequential switching circuits , 1969 .

[38]  Luciano Lavagno,et al.  Lazy transition systems: application to timing optimization of asynchronous circuits , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[39]  Chris J. Myers,et al.  Automatic Verification of Timed Circuits , 1994, CAV.