Optical RAM-enabled cache memory and optical routing for chip multiprocessors: technologies and architectures

The processor-memory performance gap, commonly referred to as “Memory Wall” problem, owes to the speed mismatch between processor and electronic RAM clock frequencies, forcing current Chip Multiprocessor (CMP) configurations to consume more than 50% of the chip real-estate for caching purposes. In this article, we present our recent work spanning from Si-based integrated optical RAM cell architectures up to complete optical cache memory architectures for Chip Multiprocessor configurations. Moreover, we discuss on e/o router subsystems with up to Tb/s routing capacity for cache interconnection purposes within CMP configurations, currently pursued within the FP7 PhoxTrot project.

[1]  C. Vagionas,et al.  Optical RAM and Flip-Flops Using Bit-Input Wavelength Diversity and SOA-XGM Switches , 2012, Journal of Lightwave Technology.

[2]  T. Alexoudi,et al.  Multi-wavelength access gate for WDM-formatted words in optical RAM row architectures , 2013, Photonics West - Optoelectronic Materials and Devices.

[3]  P. Maniotis,et al.  A novel chip-multiprocessor architecture with optically interconnected shared L1 optical cache memory , 2014, OFC 2014.

[4]  T. Alexoudi,et al.  Column Address Selection in Optical RAMs With Positive and Negative Logic Row Access , 2013, IEEE Photonics Journal.

[5]  P. Maniotis,et al.  Optical Buffering for Chip Multiprocessors: A 16GHz Optical Cache Memory Architecture , 2013, Journal of Lightwave Technology.

[6]  P. Maniotis,et al.  A 16GHz optical cache memory architecture for set-associative mapping in chip multiprocessors , 2014, OFC 2014.

[7]  T. Alexoudi,et al.  Bringing WDM Into Optical Static RAM Architectures , 2013, Journal of Lightwave Technology.

[8]  N. Pleros,et al.  Dual SOA-MZI Wavelength Converters Based on III-V Hybrid Integration on a $\mu{\rm m}$-Scale Si Platform , 2014, IEEE Photonics Technology Letters.

[9]  T. Alexoudi,et al.  Optical Cache Memory Peripheral Circuitry: Row and Column Address Selectors for Optical Static RAM Banks , 2013, Journal of Lightwave Technology.

[10]  Masaya Notomi,et al.  Ultralow-power all-optical RAM based on nanocavities , 2012, Nature Photonics.

[11]  J Sakaguchi,et al.  High Switching-Speed Operation of Optical Memory Based on Polarization Bistable Vertical-Cavity Surface-Emitting Laser , 2010, IEEE Journal of Quantum Electronics.

[12]  A Bogoni,et al.  Optical Dynamic RAM for All-Optical Digital Processing , 2011, IEEE Photonics Technology Letters.

[13]  D. Petrantonakis,et al.  Optical Static RAM Cell , 2009, IEEE Photonics Technology Letters.

[14]  C. Vagionas,et al.  Dual-Wavelength Bit Input Optical RAM With Three SOA-XGM Switches , 2012, IEEE Photonics Technology Letters.

[15]  N. Pleros,et al.  Memory Speed Analysis of Optical RAM and Optical Flip-Flop Circuits Based on Coupled SOA-MZI Gates , 2012, IEEE Journal of Selected Topics in Quantum Electronics.