Mesochronous Operation Interface to Multicore Processor

Synchronize processing is a major challenge in multicore processor units. In the designing of multicore processor, as the processing unit work simultaneously, the synchronization of data, instruction and the delay encountered is to be minimized. In the effort for providing synchronous operation, delay synchronization is the main criterion. The delay encountered in bus switching, data fetching, instruction/data allocation, and resource allocation delay is a major concern. In the minimization of delay constraint in resource allocation, the mesochronous operation is suggested. In this work, an interface to mesochronous operation for multicore processor operation is proposed. The presented approach defines the delay application in multiprocessor application with delay synchronization.

[1]  Xu Yang,et al.  Architecture Design of a Variable Length Instruction Set VLIW DSP , 2009 .

[2]  Hesham A. Ali,et al.  Dynamic power management techniques in multi-core architectures: A survey study , 2017 .

[3]  Kees G. W. Goossens,et al.  Argo: A Real-Time Network-on-Chip Architecture With an Efficient GALS Implementation , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Nobuyuki Yoshikawa,et al.  Experimental Demonstration of an Operand Routing Network Prototype Employing Clock Control and Data Synchronization Scheme , 2012 .

[5]  Alexandros Pollakis,et al.  Synchronization in networks of mutually delay-coupled phase-locked loops , 2014 .

[6]  Sandeep K. Shukla,et al.  Generating Multi-Threaded code from Polychronous Specifications , 2009, Electron. Notes Theor. Comput. Sci..

[7]  Ryan W. Apperson,et al.  AsAP: An Asynchronous Array of Simple Processors , 2008, IEEE Journal of Solid-State Circuits.

[8]  Sun-Yuan Kung,et al.  Trend and Challenge on System-on-a-Chip Designs , 2008, J. Signal Process. Syst..

[9]  Martin Berzins,et al.  Applying High-Performance Computing to Petascale Explosive Simulations , 2013, ICCS.

[10]  Todd D. Millstein,et al.  Secure Information Flow for Concurrent Programs under Total Store Order , 2012, 2012 IEEE 25th Computer Security Foundations Symposium.

[11]  Nader Bagherzadeh,et al.  A software pipelining algorithm of streaming applications with low buffer requirements , 2012, Sci. Iran..

[12]  Thomas Soddemann,et al.  Multicore Processors and Graphics Processing Unit Accelerators for Parallel Retrieval of Aerosol Optical Depth From Satellite Data: Implementation, Performance, and Energy Efficiency , 2015, IEEE Journal of Selected Topics in Applied Earth Observations and Remote Sensing.

[13]  Mario Huemer,et al.  A Novel MPSoC Interface and Control Architecture for Multistandard RF Transceivers , 2014, IEEE Access.

[14]  Benoît Dupont de Dinechin,et al.  A Distributed Run-Time Environment for the Kalray MPPA®-256 Integrated Manycore Processor , 2013, ICCS.

[15]  Sorin A. Huss,et al.  A Methodology for Invasive Programming on Virtualizable Embedded MPSoC Architectures , 2013, ICCS.

[16]  S. Lewis,et al.  Code optimisation in a nested-sampling algorithm , 2015 .

[17]  Alain Greiner,et al.  Two Efficient Synchronous Û Asynchronous Converters Well-Suited for Network on Chip in GALS Architectures , 2006, PATMOS.