A 12-bit 40 nm DAC Achieving SFDR > 70 dB at 1.6 GS/s and IMD < –61dB at 2.8 GS/s With DEMDRZ Technique

For current-steering digital-to-analog converters (DACs), a technique utilizing dynamic-element-matching and digital return-to-zero, called DEMDRZ, is proposed to simultaneously suppress the mismatch- and transient-induced nonlinearity. In doing so, the usage of small-sized current sources and switches is possible, and the spurious-free dynamic range (SFDR) and intermodulation distortion (IMD) for high signal frequencies can be improved. With the DEMDRZ technique, a 12-bit compact, low-power, high-speed, high-resolution DAC is implemented in TSMC 40 nm CMOS process. The DAC architecture, circuit, and layout designs are presented. The implemented DAC achieves 70 dB SFDR for signals over the 800 MHz Nyquist bandwidth at 1.6 GS/s and <; -61 dB IMD for signals over the 1.4 GHz Nyquist bandwidth at 2.8 GS/s. Further, it dissipates 40 mW with a single 1.2 V supply. The active area of the DAC is 0.016 mm 2 , which is less than 6% of other state-of-the-art 12-bit current steering DACs. Furthermore, the implemented DAC performs best with three common figure-of-merits (FoMs).

[1]  Antonio Di Giandomenico,et al.  A 1.5V 200MS/s 13b 25mW DAC with Randomized Nested Background Calibration in 0.13/spl mu/m CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Michiel Steyaert,et al.  A 10–Bit 1.6-GS/s 27-mW Current-Steering D/A Converter With 550-MHz 54-dB SFDR Bandwidth in 130-nm CMOS , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Gil Engel,et al.  A 14b 3/6GHz current-steering RF DAC in 0.18μm CMOS with 66dB ACLR at 2.9GHz , 2012, 2012 IEEE International Solid-State Circuits Conference.

[4]  Yu Lin,et al.  A 12 bit 2.9 GS/s DAC with IM3 <-60 dBc beyond 1 GHz in 65 nm CMOS , 2009 .

[5]  Michiel Steyaert,et al.  Solving Static and Dynamic Performance Limitations for High Speed D/A Converters , 2003 .

[6]  Bang-Sup Song,et al.  A 14 b 100 Msample/s CMOS DAC designed for spectral performance , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[7]  Bang-Sup Song,et al.  A 14b , 100-MS / s CMOS DAC Designed for Spectral Performance , 1999 .

[8]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[9]  Randall L. Geiger,et al.  Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays , 2000 .

[10]  W. Dehaene,et al.  A 14-bit 130-MHz CMOS current-steering DAC with adjustable INL , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[11]  Jieh-Tsorng Wu,et al.  A 12-Bit 1.25-GS/s DAC in 90 nm CMOS With $ > $70 dB SFDR up to 500 MHz , 2011, IEEE Journal of Solid-State Circuits.

[12]  Tai-Haur Kuo,et al.  A 12b 1.6GS/s 40mW DAC in 40nm CMOS with >70dB SFDR over entire Nyquist bandwidth , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[13]  Tai-Haur Kuo,et al.  A Compact Dynamic-Performance-Improved Current-Steering DAC With Random Rotation-Based Binary-Weighted Selection , 2012, IEEE Journal of Solid-State Circuits.

[14]  Tai-Haur Kuo,et al.  Low-Cost 14-Bit Current-Steering DAC With a Randomized Thermometer-Coding Method , 2009, IEEE Trans. Circuits Syst. II Express Briefs.

[15]  Yu-Hong Lin,et al.  Nyquist-Rate Current-Steering Digital-to-Analog Converters With Random Multiple Data-Weighted Averaging Technique and $Q^{N}$ Rotated Walk Switching Scheme , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.