Dynamically reconfigurable architecture for symmetric ciphers

In this paper, a very large scale integration (VLSI) architecture for a reconfigurable cryptographic processor is presented. Several optimization methods have been introduced into the design process. The interconnection tree between rows (ICTR) method reduces the interconnection complexity and results in a small area overhead. The hierarchical context organization (HCO) scheme reduces the total context size and increases the dynamic configuration speed. Most symmetric ciphers, including AES, DES, SHACAL-1, SMS4, and ZUC, can be implemented using the proposed architecture. Experimental results show that the proposed architecture has obvious advantages over current state-of-the-art architectures reported in the literature in terms of performance, area efficiency (throughput/area) and energy efficiency (throughput/power).

[1]  Simon Heron,et al.  Encryption: Advanced Encryption Standard (AES) , 2009 .

[2]  Roberto Guerrieri,et al.  Application Space Exploration of a Heterogeneous Run-Time Configurable Digital Signal Processor , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Craig Gentry,et al.  Fully Homomorphic Encryption with Polylog Overhead , 2012, EUROCRYPT.

[4]  Sean O'Melia,et al.  Enhancing the Performance of Symmetric-Key Cryptography via Instruction Set Extensions , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Christof Paar,et al.  An instruction-level distributed processor for symmetric-key cryptography , 2005, IEEE Transactions on Parallel and Distributed Systems.

[6]  Jason Cong,et al.  mrFPGA: A novel FPGA architecture with memristor-based reconfiguration , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.

[7]  Claudio Mucci,et al.  Implementation of AES/Rijndael on a dynamically reconfigurable architecture , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[8]  Bin Liu,et al.  Parallel AES Encryption Engines for Many-Core Processor Arrays , 2013, IEEE Transactions on Computers.

[9]  William Stallings.  Network and Internetwork Security: Principles and Practice , 1994 .

[10]  Devu Manikantan Shila,et al.  High throughput implementations of cryptography algorithms on GPU and FPGA , 2013, 2013 IEEE International Instrumentation and Measurement Technology Conference (I2MTC).

[11]  Jean-Jacques Quisquater,et al.  FPGA implementations of the ICEBERG block cipher , 2005, International Conference on Information Technology: Coding and Computing (ITCC'05) - Volume II.

[12]  Jean-Jacques Quisquater,et al.  Implementation of the AES-128 on Virtex-5 FPGAs , 2008, AFRICACRYPT.

[13]  Wayne Luk,et al.  Reconfigurable computing: architectures and design methods , 2005 .

[14]  Miguel A. Vega-Rodríguez,et al.  A new methodology to implement the AES algorithm using partial and dynamic reconfiguration , 2010, Integr..

[15]  Diederik Verkest,et al.  Interconnect Exploration for Energy Versus Performance Tradeoffs for Coarse Grained Reconfigurable Architectures , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Lilian Bossuet,et al.  Architectures of flexible symmetric key crypto engines—a survey: From hardware coprocessor to multi-crypto-processor system on chip , 2013, CSUR.

[17]  Dirk Fox,et al.  Advanced Encryption Standard (AES) , 1999, Datenschutz und Datensicherheit.

[18]  Enver Ever,et al.  Implementation of Non-Pipelined and Pipelined Data Encryption Standard (DES) Using Xilinx Virtex-6 FPGA Technology , 2010, 2010 10th IEEE International Conference on Computer and Information Technology.

[19]  Young-Hwan Park,et al.  Software-defined DVT-T2 demodulator using scalable DSP processors , 2013, IEEE Transactions on Consumer Electronics.

[20]  Tom Vander Aa,et al.  Mapping of the AES cryptographic algorithm on a Coarse-Grain reconfigurable array processor , 2008, 2008 International Conference on Application-Specific Systems, Architectures and Processors.

[21]  Sohaib Majzoub,et al.  MorphoSys reconfigurable hardware for cryptography: the twofish case , 2010, The Journal of Supercomputing.

[22]  Shirley M. Radack,et al.  Federal Information Processing Standard (FIPS) 199, Standards for Security | NIST , 2004 .

[23]  Zongbin Liu,et al.  Evaluating Optimized Implementations of Stream Cipher ZUC Algorithm on FPGA , 2011, ICICS.

[24]  Bernhard Walke,et al.  The IEEE 802.11 universe , 2010, IEEE Communications Magazine.