Redundancy allocation in finite-length nested codes for nonvolatile memories

In this paper, we investigate the optimum way to allocate redundancy of finite-length nested codes for modern nonvolatile memories suffering from both permanent defects and transient errors (erasures or random errors). A nested coding approach such as partitioned codes can handle both permanent defects and transient errors by using two parts of redundancy: 1) Redundancy to deal with permanent defects and 2) redundancy for transient errors. We consider two different channel models of the binary defect and erasure channel (BDEC) and the binary defect and symmetric channel (BDSC). The transient errors of the BDEC are erasures and the BDSC’s transient errors are modeled by the binary symmetric channel, respectively. Asymptotically, the probability of recovery failure can converge to zero if the capacity region conditions of nested codes are satisfied. However, the probability of recovery failure of finite-length nested codes can be significantly variable for different redundancy allocations even though they all satisfy the capacity region conditions. Hence, we formulate the redundancy allocation problem of finite-length nested codes to minimize the recovery failure probability. We derive the upper bounds on the probability of recovery failure and use them to estimate the optimal redundancy allocation. Numerical results show that our estimated redundancy allocation matches well the optimal redundancy allocation.

[1]  Ashish Jagmohan,et al.  Coding for Multilevel Heterogeneous Memories , 2010, 2010 IEEE International Conference on Communications.

[2]  B. V. K. Vijaya Kumar,et al.  Duality between erasures and defects , 2016, 2016 Information Theory and Applications Workshop (ITA).

[3]  B. V. K. Vijaya Kumar,et al.  Locally Rewritable Codes for Resistive Memories , 2016, IEEE J. Sel. Areas Commun..

[4]  Abbas El Gamal,et al.  On the capacity of computer memory with defects , 1983, IEEE Trans. Inf. Theory.

[5]  A. Robert Calderbank,et al.  Coset coding to extend the lifetime of memory , 2013, 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA).

[6]  Ashish Jagmohan,et al.  Algorithms for memories with stuck cells , 2010, 2010 IEEE International Symposium on Information Theory.

[7]  B. V. K. Vijaya Kumar,et al.  Writing on dirty flash memory , 2014, 2014 52nd Annual Allerton Conference on Communication, Control, and Computing (Allerton).

[8]  D. Ielmini,et al.  Reliability study of phase-change nonvolatile memories , 2004, IEEE Transactions on Device and Materials Reliability.

[9]  Chris Heegard Partitioned linear block codes for computer memory with 'stuck-at' defects , 1983, IEEE Trans. Inf. Theory.

[10]  B. V. K. Vijaya Kumar,et al.  Iterative Cross-Entropy Encoding for Memory Systems with Stuck-At Errors , 2011, 2011 IEEE Global Telecommunications Conference - GLOBECOM 2011.

[11]  F. MacWilliams,et al.  The Theory of Error-Correcting Codes , 1977 .

[12]  B. V. K. Vijaya Kumar,et al.  Redundancy allocation of partitioned linear block codes , 2013, 2013 IEEE International Symposium on Information Theory.

[13]  Abbas El Gamal,et al.  Network Information Theory , 2021, 2021 IEEE 3rd International Conference on Advanced Trends in Information Theory (ATIT).

[14]  Shlomo Shamai,et al.  Nested linear/Lattice codes for structured multiterminal binning , 2002, IEEE Trans. Inf. Theory.

[15]  B. V. K. Vijaya Kumar,et al.  Locally rewritable codes for resistive memories , 2016, 2016 IEEE International Conference on Communications (ICC).

[16]  Alexander Vardy,et al.  Explicit capacity achieving codes for defective memories , 2015, 2015 IEEE International Symposium on Information Theory (ISIT).

[17]  K. Prall Scaling Non-Volatile Memory Below 30nm , 2007, 2007 22nd IEEE Non-Volatile Semiconductor Memory Workshop.

[18]  B. V. K. Vijaya Kumar,et al.  Coding for memory with stuck-at defects , 2013, 2013 IEEE International Conference on Communications (ICC).