Experimental demonstration of a defect-tolerant nanocrossbar demultiplexer

Ultradense memory and logic circuits fabricated at local densities exceeding 100 × 10(9) cross-points per cm(2) have recently been demonstrated with nanowire crossbar arrays. Practical implementation of such nanocrossbar circuitry, however, requires effective demultiplexing to solve the problem of electrically addressing individual nanowires within an array. Importantly, such a demultiplexer (demux) must also be tolerant of the potentially high defect rates inherent to nanoscale circuit fabrication. We have built a 50 nm half-pitch nanocrossbar circuit using imprint lithography and configured it for a demux application. Utilizing a class of Hamming codes in the hardware design, we experimentally demonstrate defect-tolerant demux operations on a 12 × 8 nanocrossbar array with up to two stuck-open defects per addressed line.

[1]  R. Williams,et al.  Nano/CMOS architectures using a field-programmable nanowire interconnect , 2007 .

[2]  R. Williams,et al.  Improved voltage margins using linear error-correcting codes in resistor-logic demultiplexers for nanoelectronics , 2005 .

[3]  Zhaoning Yu,et al.  Circuit fabrication at 17 nm half-pitch by nanoimprint lithography. , 2006, Nano letters.

[4]  Gun Young Jung,et al.  Fabrication of 30 nm pitch imprint moulds by frequency doubling for nanowire arrays , 2006 .

[5]  Stoddart,et al.  Electronically configurable molecular-based logic gates , 1999, Science.

[6]  Gregory S. Snider,et al.  A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology , 1998 .

[7]  J. F. Stoddart,et al.  Nanoscale molecular-switch crossbar circuits , 2003 .

[8]  D.R. Stewart,et al.  Demultiplexers for Nanoelectronics Constructed From Nonlinear Tunneling Resistors , 2007, IEEE Transactions on Nanotechnology.

[9]  P.J. Kuekes,et al.  Effect of Conductance Variability on Resistor-Logic Demultiplexers for Nanoelectronics , 2006, IEEE Transactions on Nanotechnology.

[10]  Warren Robinett,et al.  Defect tolerance in resistor-logic demultiplexers for nanoelectronics. , 2006, Nanotechnology.

[11]  G. Seroussi,et al.  Resistor-logic demultiplexers for nanoelectronics based on constant-weight codes. , 2006, Nanotechnology.

[12]  D. Stewart,et al.  Direct-write programming of nanoscale demultiplexer arrays , 2007 .

[13]  J. A. Liddle,et al.  One-kilobit cross-bar molecular memory circuits at 30-nm half-pitch fabricated by nanoimprint lithography , 2005 .

[14]  G. Seroussi,et al.  Defect-tolerant interconnect to nanoelectronic circuits: internally redundant demultiplexers based on error-correcting codes , 2005 .

[15]  G. Snider,et al.  Self-organized computation with unreliable, memristive nanodevices , 2007 .