A Reconfigurable Mixed-Signal VLSI Implementation of Distributed Arithmetic Used for Finite-Impulse Response Filtering

A reconfigurable implementation of distributed arithmetic (DA) for post-processing applications is described. The input of DA is received in digital form and its analog coefficients are set by using the floating-gate voltage references. The effect of the offset and gain errors on DA computational accuracy is analyzed, and theoretical results for the limitations of this design strategy are presented. This architecture is fabricated in a 0.5-mum CMOS process, and configured as a 16-tap finite impulse response (FIR) filter to demonstrate the reconfigurability and computational efficiency. The measurement results for comb, low-pass, and bandpass filters at 32/50-kHz sampling frequencies are presented. This implementation occupies around 1.125 mm2 of die area and consumes 16 mW of static power. The filter order can be increased at the cost of 0.011 mm2 of die area and 0.02 mW of power per tap.

[1]  R. R. Spencer,et al.  A low-power 170-MHz discrete-time analog FIR filter , 1998 .

[2]  D.J. Allstot,et al.  A high performance low power CMOS channel filter , 1980, IEEE Journal of Solid-State Circuits.

[3]  Thomas Burger,et al.  A 100 tap FIR/IIR analog linear-phase lowpass filter , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[4]  George S. Moschytz,et al.  Analog FIR filters with an oversampled Sigma - Delta modulator , 1992 .

[5]  R. R. Spencer,et al.  An analog discrete-time transversal filter in 2.0 mu m CMOS , 1992, [1992] Conference Record of the Twenty-Sixth Asilomar Conference on Signals, Systems & Computers.

[6]  Shabbir N. Merchant,et al.  Distributed arithmetic architecture for image coding , 1989, Fourth IEEE Region 10 International Conference TENCON.

[7]  T. L. Tewksbury,et al.  The effects of oxide traps on the large-signal transient response of analog MOS circuits , 1989 .

[8]  P. Sirisuk,et al.  Implementation of switched-current FIR filter using distributed arithmetic technique: exploitation of digital concept in analogue domain , 2004, IEEE International Symposium on Communications and Information Technology, 2004. ISCIT 2004..

[9]  Christopher M. Twigg,et al.  10-bit programmable voltage-output digital-analog converter , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[10]  Ting Chen,et al.  VLSI implementation of a 16*16 discrete cosine transform , 1989 .

[11]  Stephen H. Lewis,et al.  A 20-Msample/s switched-capacitor finite-impulse-response filter using a transposed structure , 1995 .

[12]  A. Buchwald,et al.  A sampled-data switched-current analog 16-tap FIR filter with digitally programmable coefficients in 0.8 /spl mu/m CMOS , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[13]  Nevio Benvenuto,et al.  Realization of Finite Impulse Response Filters Using Coefficients +1, 0, and -1 , 1985, IEEE Trans. Commun..

[14]  Bede Liu,et al.  A new hardware realization of digital filters , 1974 .

[15]  Paul E. Hasler,et al.  Design of a binary-weighted resistor DAC using tunable linearized floating-gate CMOS resistors , 2006, IEEE Custom Integrated Circuits Conference 2006.

[16]  Robert M. Gray,et al.  FIR filters with sigma-delta modulation encoding , 1990, IEEE Trans. Acoust. Speech Signal Process..

[17]  David V. Anderson,et al.  VLSI Implementation of a Reconfigurable Mixed-Signal Finite Impulse Response Filter , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[18]  G. Geelen,et al.  An inherently linear and compact MOST-only current division technique , 1992 .

[19]  K. E. Brehmer,et al.  Large swing CMOS power amplifier , 1983 .

[20]  A. Chiang.  Low-power adaptive filter , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[21]  Weiping Li,et al.  VLSI implementation of vector quantization using distributed arithmetic , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[22]  G. S. Moschytz,et al.  Use of oversampled Sigma - Delta modulator for analogue adaptive FIR filters based on LMS algorithm , 1992 .

[23]  Venkatesh Krishnan,et al.  LMS adaptive filters using distributed arithmetic for high throughput , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Christopher J. Diorio,et al.  A mixed-signal approach to high-performance low-power linear filters , 2001, IEEE J. Solid State Circuits.

[25]  S.A. White,et al.  Applications of distributed arithmetic to digital signal processing: a tutorial review , 1989, IEEE ASSP Magazine.

[26]  Saman S. Abeysekera,et al.  Design of multiplier free FIR filters using a LADF sigma-delta (/spl Sigma/-/spl Delta/) modulator , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[27]  K. Martin,et al.  A switched-capacitor realization of multiple FIR filters on a single chip , 1988 .

[28]  Stephen H. Lewis,et al.  A switched-capacitor filter in 2 /spl mu/m CMOS using parallelism to sample at 80 MHz , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[29]  F.A. Farag,et al.  Digitally programmable switched-current FIR filter for low-voltage applications , 2000, IEEE Journal of Solid-State Circuits.

[30]  B. Wooley,et al.  A high-speed sample-and-hold technique using a Miller hold capacitance , 1991, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[31]  G. Geelen,et al.  A fast-settling CMOS op amp for SC circuits with 90-dB DC gain , 1990 .

[32]  Reid R. Harrison,et al.  A CMOS programmable analog memory-cell array using floating-gate circuits , 2001 .

[33]  Sanjit K. Mitra,et al.  Digital Signal Processing: A Computer-Based Approach , 1997 .