Reliability assessment of integrated power transistors: Lateral DMOS versus vertical DMOS

The total safe operating area of both lateral and vertical integrated DMOS power transistors is evaluated. The electrical, hot carrier and thermal safe operating area of both devices types is investigated, and a comparison is made. It is found that the vertical DMOS exhibits a superior hot carrier and electrical safe operating area, mainly being due to the absence of a field oxide dot in the device drift region. The thermal safe operating area of LDMOS and VDMOS is identical.

[1]  M. Tack,et al.  Dynamics of integrated vertical DMOS transistors under 100-ns TLP stress , 2005, IEEE Transactions on Electron Devices.

[2]  V. Parthasarathy,et al.  Detection and optimization of temperature distribution across large-area power MOSFETs to improve energy capability , 2004, IEEE Transactions on Electron Devices.

[3]  Prasad Chaparala,et al.  Hot carrier reliability of N-LDMOS transistor arrays for power BiCMOS applications , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[4]  V. Dubec,et al.  Moving current filaments in integrated DMOS transistors under short-duration current stress , 2004, IEEE Transactions on Electron Devices.

[5]  C. Contiero,et al.  Roadmap Differentiation and Emerging Trends in BCD Technology , 2002, 32nd European Solid-State Device Research Conference.

[6]  Michele Palmieri,et al.  Smart power approaches VLSI complexity , 1998, Proceedings of the 10th International Symposium on Power Semiconductor Devices and ICs. ISPSD'98 (IEEE Cat. No.98CH36212).

[7]  P. Moens,et al.  On the electrical SOA of integrated vertical DMOS transistors , 2005, IEEE Electron Device Letters.

[8]  V. Parthasarathy,et al.  A novel technique to decouple electrical and thermal effects in SOA limitation of power LDMOSFET , 2004, IEEE Electron Device Letters.

[9]  P. Gassot,et al.  Analysis and application of energy capability characterization methods in power MOSFETs , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).

[10]  S. Manzini,et al.  Hot-hole-induced dielectric breakdown in LDMOS transistors , 2003 .

[11]  Taylor R. Efland.  The Earth is mobile-power , 2003, ISPSD '03. 2003 IEEE 15th International Symposium on Power Semiconductor Devices and ICs, 2003. Proceedings..

[12]  T. Terashima,et al.  Multi-voltage device integration technique for 0.5 /spl mu/m BiCMOS and DMOS process , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).

[13]  G. Groeseneken,et al.  Characterization of dynamic SOA of power MOSFETs limited by electrothermal breakdown , 2005, Proceedings of 35th European Solid-State Device Research Conference, 2005. ESSDERC 2005..

[14]  G. Groeseneken,et al.  Hot-carrier degradation phenomena in lateral and vertical DMOS transistors , 2004, IEEE Transactions on Electron Devices.

[15]  C. Tsai,et al.  16-60 V rated LDMOS show advanced performance in a 0.72 /spl mu/m evolution BiCMOS power technology , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[16]  Ronghua Zhu,et al.  Experimental and theoretical analysis of energy capability of RESURF LDMOSFETs and its correlation with static electrical safe operating area (SOA) , 2002 .

[17]  P. Moens,et al.  I3T80: a 0.35 /spl mu/m based system-on-chip technology for 42 V battery automotive applications , 2002, Proceedings of the 14th International Symposium on Power Semiconductor Devices and Ics.

[18]  R. Versari,et al.  Experimental study of hot-carrier effects in LDMOS transistors , 1999 .

[19]  K. Appeltans,et al.  Technology considerations for automotive , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).

[20]  S. Manzini,et al.  Avalanche injection of hot holes in the gate oxide of LDMOS transistors , 2000 .

[21]  Claudio Contiero,et al.  Sub-millisecond energy handling capability improvement of IC power devices with thick copper metallization , 2003, ISPSD '03. 2003 IEEE 15th International Symposium on Power Semiconductor Devices and ICs, 2003. Proceedings..

[22]  H.G.A. Huizing,et al.  A-BCD: An economic 100 V RESURF silicon-on-insulator BCD technology for consumer and automotive applications , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).

[23]  R. Degraeve,et al.  Hot hole degradation effects in lateral nDMOS transistors , 2004, IEEE Transactions on Electron Devices.

[24]  Paul N. Bennett,et al.  Energy capability of lateral and vertical DMOS transistors in an advanced automotive smart power technology , 1998, Proceedings of the 10th International Symposium on Power Semiconductor Devices and ICs. ISPSD'98 (IEEE Cat. No.98CH36212).

[25]  C. Duvvury,et al.  Lateral DMOS design for ESD robustness , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[26]  P. Moens,et al.  Characterization of Total Safe Operating Area of Lateral DMOS Transistors , 2006, IEEE Transactions on Device and Materials Reliability.

[27]  David J. Perreault,et al.  The future of electronics in automobiles , 2001, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216).

[28]  Taylor R. Efland,et al.  Avalanche-induced thermal instability in Ldmos transistors , 2001, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216).

[29]  B. Riccò,et al.  Hot-carrier reliability in submicrometer LDMOS transistors , 1997, International Electron Devices Meeting. IEDM Technical Digest.