An image signal multiprocessor on a single chip

A digital image signal multiprocessor (ISMP), a multiprocessor version of a previous real-time image signal processor (RISP) for gray-level image processing, is discussed. It is composed of a main controller and four processor elements (PEs), which are programmable 12-b digital signal processors. One PE has the processing speed of 50-million microinstructions-per-second. The ISMP has 200-million microinstructions-per-second performance using parallel processing with a round-robin method for local image processing. In the other operation mode, each PE processes the same image data with different feature-extracting programs. In addition, system processing power can be easily increased through a novel multichip processing mode. It has 30000 transistors on a 14.4-mm*13.7-mm chip using 1.2- mu m double-metal CMOS process technology. Its power dissipation is 2.9 W. >

[1]  Kotaro Hirasawa,et al.  A biCMOS image signal processor with line memories , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  N. Ikumi,et al.  A 20MHz 32b pipelined CMOS image processor , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  K. Hasegawa,et al.  A microprogrammable real-time image processor , 1988 .

[4]  Ken'ichi Hasegawa,et al.  A micro-programmable realtime image processor , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  Masakatsu Maruyama,et al.  A Realtime Image Signal Processor (Version II) with Micro-Programmable and Expandable Architecture , 1986, ESSCIRC '86: Twelfth European Solid-State Circuits Conference.

[6]  K. Hirasawa,et al.  An image signal processor , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  T. Temma,et al.  A VLSI image pipeline processor , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.