Minimizing Pattern Dependency in Millisecond Annealing
暂无分享,去创建一个
Millisecond annealing is a key enabling technology for creating the ultra-shallow junctions of the 65 nm node and beyond. The very short thermal diffusion distances inherent in millisecond annealing exacerbate larger scale pattern density differences and can result in corresponding differences in annealing temperatures. This paper considers the three different methods of achieving millisecond annealing times and the various ways that pattern effects can be minimized in each case. These include opaque coatings, dummification and careful selection of the wavelength, incidence angle and polarization of the radiation used for annealing. Each method has its own set of advantages and disadvantages and these are enumerated. The article concludes with a short comparison of the results obtained with three commercially available, millisecond annealing systems
[1] K. Ohuchi,et al. Issues and optimization of millisecond anneal process for 45 nm node and beyond , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..
[2] C.C. Chen,et al. 65nm CMOS high speed, general purpose and low power transistor technology for high volume foundry application , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..
[3] A. Hiraiwa,et al. Ultra-shallow junction formation by non-melt laser spike annealing for 50-nm gate CMOS , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..