Implementing and validating double patterning in 22-nm to 16-nm product design and patterning flows
暂无分享,去创建一个
Christopher Cork | Kevin Lucas | Beom-Seok Seo | Myung-Soo Noh | Levi D. Barnes | Alex Miloslavsky | Suk-joo Lee
[1] Christopher Cork,et al. Large-scale double-patterning compliant layouts for DP engine and design rule development , 2009, Advanced Lithography.
[2] Vincent Wiaux,et al. Double patterning design split implementation and validation for the 32nm node , 2007, SPIE Advanced Lithography.
[3] Vincent Wiaux,et al. Checking design conformance and optimizing manufacturability using automated double patterning decomposition , 2008, SPIE Advanced Lithography.
[4] Kevin Lucas,et al. Double patterning addressing imaging challenges for near- and sub-k1=0.25 node layouts , 2009, Photomask Japan.
[5] Yong Li,et al. Parallel processing for pitch splitting decomposition , 2009, Photomask Technology.
[6] Vincent Wiaux,et al. Double-patterning interactions with wafer processing, optical proximity correction, and physical design flows , 2009 .