Processor for Mobile Applications

Nowadays, mobile processors form a large and very fast growing area of semiconductor market. Although they are used in a great variety of embedded systems such as personal digital organizers, Internet appliances, laptops, smart badges, cellular phones, and sensor networks, they share the common need for low power, security and small memory footprint. This chapter presents in details a novel low power mobile processor architrave for portable and mobile applications. Both software and hardware design results and experiences gained are given.

[1]  Steven E. Shladover.  Research and development needs for advanced vehicle control systems , 1993, IEEE Micro.

[2]  Tsutomu Yoshinaga,et al.  High-Level Modeling and FPGA Prototyping of Produced Order Parallel Queue Processor Core , 2006, The Journal of Supercomputing.

[3]  Norio Nakagawa,et al.  Functional verification of the superscalar SH-4 microprocessor , 1997, Proceedings IEEE COMPCON 97. Digest of Papers.

[4]  Randal E. Bryant,et al.  Formal verification of an ARM processor , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[5]  Kevin D. Kissell.  MIPS16: High-density MIPS for the Embedded Market1 , 1997 .

[6]  Giovanni De Micheli,et al.  Readings in hardware / software co-design , 2001 .

[7]  Larry L. Biro,et al.  Power considerations in the design of the Alpha 21264 microprocessor , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[8]  Donald B. Alpert,et al.  Architecture of the Pentium microprocessor , 1993, IEEE Micro.

[9]  Miodrag Potkonjak,et al.  MediaBench: a tool for evaluating and synthesizing multimedia and communications systems , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.

[10]  Herman Schmit,et al.  Queue machines: hardware compilation in hardware , 2002, Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[11]  Vivek Tiwari,et al.  Reducing power in high-performance microprocessors , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[12]  Arquimedes Canedo,et al.  A new code generation algorithm for 2-offset producer order queue computation model , 2008, Comput. Lang. Syst. Struct..

[13]  Gerry Kane,et al.  MIPS RISC Architecture , 1987 .

[14]  Bruno R. Preiss,et al.  Data flow on a queue machine , 1985, ISCA 1985.

[15]  Lenwood S. Heath,et al.  Stack and Queue Layouts of Directed Acyclic Graphs: Part I , 1999, SIAM J. Comput..

[16]  Jozo J. Dujmovic,et al.  Evolution and evaluation of SPEC benchmarks , 1998, PERV.

[17]  Liam Goudge,et al.  Thumb: reducing the cost of 32-bit RISC performance in portable and consumer applications , 1996, COMPCON '96. Technologies for the Information Superhighway Digest of Papers.

[18]  Edwin Hsing-Mean Sha,et al.  Hardware/Software co-design with the HMS framework , 1996, J. VLSI Signal Process..

[19]  Trevor Mudge,et al.  MiBench: A free, commercially representative embedded benchmark suite , 2001 .

[20]  Huiyang Zhou,et al.  Code size efficiency in global scheduling for ILP processors , 2002, Proceedings Sixth Annual Workshop on Interaction between Compilers and Computer Architectures.

[21]  Arquimedes Canedo,et al.  Queue Register File Optimization Algorithm for QueueCore Processor , 2007 .