Design flows and collateral for the ASAP7 7nm FinFET predictive process design kit

Educators and researchers exploring integrated circuit design methods need models and design flows for advanced integrated circuit processes. As commercial processes have become highly proprietary, predictive technology models fill the gap. This work describes a design flow for ASAP7, the first 7 nm FinFET PDK, including schematic and layout entry, library characterization, synthesis, placement and routing, parasitic extraction, and HSPICE simulation.

[1]  P. Oldiges,et al.  A 7nm FinFET technology featuring EUV patterning and dual strained high mobility channels , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[2]  William Rhett Davis,et al.  FreePDK15: An Open-Source Predictive Process Design Kit for 15nm FinFET Technology , 2015, ISPD.

[3]  Mayler G. A. Martins,et al.  Open Cell Library in 15nm FreePDK Technology , 2015, ISPD.

[4]  S. Natarajan,et al.  High sigma measurement of random threshold voltage variation in 14nm Logic FinFET technology , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[5]  Yu Cao,et al.  New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[6]  David Money Harris,et al.  Evaluation of predictive technology models , 2018, Microelectron. J..

[7]  Yu Cao,et al.  Exploring sub-20nm FinFET design with Predictive Technology Models , 2012, DAC Design Automation Conference 2012.

[8]  Alireza Shafaei,et al.  FinCACTI: Architectural Analysis and Modeling of Caches with Deeply-Scaled FinFET Devices , 2014, 2014 IEEE Computer Society Annual Symposium on VLSI.

[9]  Paul D. Franzon,et al.  FreePDK: An Open-Source Variation-Aware Design Kit , 2007, 2007 IEEE International Conference on Microelectronic Systems Education (MSE'07).

[10]  Massoud Pedram,et al.  Performance Comparisons Between 7-nm FinFET and Conventional Bulk CMOS Standard Cell Libraries , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Geert Vandenberghe,et al.  The economic impact of EUV lithography on critical process modules , 2014, Advanced Lithography.

[12]  Massoud Pedram,et al.  Performance prediction for multiple-threshold 7nm-FinFET-based circuits operating in multiple voltage regimes using a cross-layer simulation framework , 2014, 2014 SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S).

[13]  Saurabh Sinha,et al.  ASAP7: A 7-nm finFET predictive process design kit , 2016, Microelectron. J..

[14]  Diederik Verkest,et al.  DTCO at N7 and beyond: patterning and electrical compromises and opportunities , 2015, Advanced Lithography.

[15]  Ankita Dosi,et al.  Design technology co-optimization of back end of line design rules for a 7 nm predictive process design kit , 2017, 2017 18th International Symposium on Quality Electronic Design (ISQED).

[16]  Ankita Dosi,et al.  Systematic analysis of the timing and power impact of pure lines and cuts routing for multiple patterning , 2017, Advanced Lithography.

[17]  Lawrence T. Clark,et al.  Robust 7-nm SRAM design on a predictive PDK , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[18]  C.C. Chen,et al.  A 7nm CMOS platform technology featuring 4th generation FinFET transistors with a 0.027um2 high density 6-T SRAM cell for mobile SoC applications , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[19]  W. Rhett Davis,et al.  Predictive Process Design Kits , 2011 .

[20]  Vazgen Melikyan,et al.  Synopsys' open educational design kit: Capabilities, deployment and future , 2009, 2009 IEEE International Conference on Microelectronic Systems Education.