Some thoughts on the IC design-manufacture interface

In the beginning, there were no design rules. Experts handling IC design and process development were knowledgeable in both disciplines. As circuit variety and complexity increased, a division of labor became necessary during the early 1970s. Since then, design rules have regulated the design-manufacture interface. These rules represent a compromise between designers, who often desire small, densely packed transistors and circuit elements, and manufacturers, who are concerned with high-yielding processes. Circuit models such as Spice parameters for electrical simulation, and geometrical description formats such as Gerber Data Stream II (GDSII) and Caltech Intermediate Form (CIF), complement design rules and serve as a common language between designers and manufacturers. When a layout - the geometrical shapes that collectively describe a circuit - adheres to all design rules, the fabricated circuit functions according to the design. This article provides a clear view of two complementary approaches to managing the increasingly complex design-manufacturing interface, restricted design rules and model-based design. The author's straightforward discussion is very timely as our industry is moving forward combining both approaches.

[1]  Alfred K. Wong,et al.  Microlithography: Trends, Challenges, Solutions, and Their Impact on Design , 2003, IEEE Micro.

[2]  Fook-Luen Heng,et al.  Enabling alternating phase shifted mask designs for a full logic gate level , 2002 .

[3]  Alfred Kwok-Kit Wong,et al.  Resolution enhancement techniques in optical lithography , 2001 .

[4]  Lars W. Liebmann,et al.  High-performance circuit design for the RET-enabled 65-nm technology node , 2004, SPIE Advanced Lithography.

[5]  Robert Lugg,et al.  Enriching design intent for optimal OPC and RET , 2002, Photomask Japan.

[6]  Puneet Gupta,et al.  Toward performance-driven reduction of the cost of RET-based lithography control , 2003, SPIE Advanced Lithography.

[7]  Edmund Y. Lam,et al.  Standard Cell Layout With Regular Contact Placement , 2004 .

[8]  Akiyoshi Suzuki,et al.  Multilevel imaging system realizing k1=0.3 lithography , 1999, Advanced Lithography.

[9]  Yuri Granik,et al.  Effects of advanced illumination schemes on design manufacturability and interactions with optical proximity corrections , 2000 .

[10]  Philippe Hurat,et al.  Layout printability optimization using a silicon simulation methodology , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[11]  Wojciech Maly,et al.  Cost of Silicon Viewed from VLSI Design Perspective , 1994, 31st Design Automation Conference.

[12]  Chris A. Mack,et al.  Phase phirst! An improved strong-PSM paradigm , 2001, SPIE Photomask Technology.

[13]  Edmund Y. Lam,et al.  Performance optimization for gridded-layout standard cells , 2004, SPIE Photomask Technology.

[14]  Peter D. Rhyins,et al.  Dense only phase-shift template lithography , 2003, SPIE Advanced Lithography.

[15]  Wojciech Maly,et al.  Yield estimation model for VLSI artwork evaluation , 1983 .